English
Dolphin Integration announces an ultra High Density library in shrunk processes.
Meylan, France --April 07, 2008 - Cost reduction in mature technological processes requires that IP providers take divergent paths: high density with the main set of design rules is a must, but support also of shrinkable rules is required.
Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.
For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.
For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
|
||||||
Dolphin Design Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
- Dolphin Integration introduces an ultra High Density Library decreasing the 130 nm logic area up to 30%
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |