32G Multi Rate Long Reach SerDes PHY - GlobalFoundries 12LP and 12LPP
EDA executive warns of piling up complexities in SoC designs
![]() |
EDA executive warns of piling up complexities in SoC designs
By Jack Robertson, Semiconductor Business News
March 8, 2000 (12:09 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000308S0015
PHOENIX -- Just when chip designers are learning to cope with first-generation system-on-chip (SoC) complexities, the Summit Conference of Semico Research Inc. this week was told that many of these solutions will no longer work. Walden Rhines, president and CEO of Mentor Graphics Corp. in Wilsonville, Ore., said that right now chip designers worry about "how fast can transistors switch in a circuit." The new paradigm, he added, is "how fast can the the signal be transmitted from one transistor to another on the chip." He also warned that with each die shrink, the coupling of interconnects with possible interference and noise effects "becomes a paramount concern. Designers have to crank in new tools every time they go down to smaller design rules." He asserted that die shrinks may involve new lithography techniques, such as optical proximity correction (POC) or phase-shift masks. "Existing chip designs will have to be recycled to accommodate the new optical techniques. And each recycling is a chance to screw up an existing chip design," he warned. Rhines also said that chip makers who traditionally use only one design language now must find ways to deal with different cores on a chip developed with different languages. "Increasingly designers are integrating cores developed with VHDL with cores using Verilog." The design-tool executive also said various design teams in the development of a chip "must work more closely together from the very start." He warned that often engineers transforming the design to a gate-level description pass on open issues to engineers in the next transformation step to the physical description. However, he said, at the physical layout, all the earlier design problems have mounted up so a complex circuit "frequently just can't be done."
Related News
- Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs
- New ARCangel development board supports up to 2.5 million system gates for soft processor-based SoC designs
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
Breaking News
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
Most Popular
- Pragmatic Semiconductor launches next-generation platform for mixed-signal flexible ASIC design with early-access programme
- Semiconductor Industry Faces a Seismic Shift
- Arm vs. Qualcomm: The Legal Tussle Continues
- Quintauris launches the first RISC-V profile for today's real-time automotive applications
- eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |