EDA executive warns of piling up complexities in SoC designs
EDA executive warns of piling up complexities in SoC designs
By Jack Robertson, Semiconductor Business News
March 8, 2000 (12:09 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000308S0015
PHOENIX -- Just when chip designers are learning to cope with first-generation system-on-chip (SoC) complexities, the Summit Conference of Semico Research Inc. this week was told that many of these solutions will no longer work. Walden Rhines, president and CEO of Mentor Graphics Corp. in Wilsonville, Ore., said that right now chip designers worry about "how fast can transistors switch in a circuit." The new paradigm, he added, is "how fast can the the signal be transmitted from one transistor to another on the chip." He also warned that with each die shrink, the coupling of interconnects with possible interference and noise effects "becomes a paramount concern. Designers have to crank in new tools every time they go down to smaller design rules." He asserted that die shrinks may involve new lithography techniques, such as optical proximity correction (POC) or phase-shift masks. "Existing chip designs will have to be recycled to accommodate the new optical techniques. And each recycling is a chance to screw up an existing chip design," he warned. Rhines also said that chip makers who traditionally use only one design language now must find ways to deal with different cores on a chip developed with different languages. "Increasingly designers are integrating cores developed with VHDL with cores using Verilog." The design-tool executive also said various design teams in the development of a chip "must work more closely together from the very start." He warned that often engineers transforming the design to a gate-level description pass on open issues to engineers in the next transformation step to the physical description. However, he said, at the physical layout, all the earlier design problems have mounted up so a complex circuit "frequently just can't be done."
Related News
- Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs
- New ARCangel development board supports up to 2.5 million system gates for soft processor-based SoC designs
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
Breaking News
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Quobly announces key milestone for fault-tolerant quantum computing
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |