Tality Restructures Its Wireline Communications Segment
Tality Restructures Its Wireline Communications Segment
SAN JOSE, Calif.--(BUSINESS WIRE)--Feb. 8, 2002--Tality Corporation today announced it would increase its focus on communications IC design and intellectual property (IP) used in wireline communications equipment. To facilitate acceleration in this segment of its business, the company will no longer provide board-level, mechanical and packaging services for data- and tele-communications equipment. The move has no impact on Tality's wireless business.
"Our chip-level business has remained relatively healthy for the past twelve months despite the battering the communications industry as a whole has taken," said Brent Hudson, president of Tality. "With growth expected to return first to the chip sector of the industry, we need to focus our effort in order to fully capitalize on the market recovery. Strengthening our IP position and continuing to build on our strong silicon design value proposition are our top priorities for the wireline communications segment of our business."
As a result of the actions announced today, Tality will reduce headcount by approximately 200 people. The reductions will result in the closure of the company's Ottawa, Lowell and Noida design centers. A restructuring charge of approximately $25M will be taken in Q1 for severance, facility closure and related asset write-offs.
"Making strategic decisions that have an adverse impact on employees is always difficult," said Hudson. "However, narrowing the scope of our business in this market enables us to balance our need to drive towards profitability and continue feeding the stronger components of the business."
Tality continues to offer system, chip and board-level services and IP targeted at the wireless communications market.
ABOUT TALITY
Tality Corporation, a subsidiary of Cadence Design Systems, Inc. (NYSE:CDN - news), is the world's largest electronic product development outsourcing provider. Leading and emerging technology companies around the globe leverage Tality's engineering services and intellectual property for the design of complex electronic systems and integrated circuits. Tality is headquartered in San Jose, Calif. For more information about Tality, please visit us at www.tality.com
Note to Editors: Tality is a trademark of Tality Corporation. Cadence is a registered trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
Contact:
Tality Corporation
Jim Douglas, 408/944-7955
jimd@tality.com
or
Cohn&Wolfe
Leslie Taschner, 415/477-4542
leslie_taschner@cohnwolfe.com
Related News
- Aliathon Announcing Compass-EOS as a Communications Segment Client
- Aliathon Announcing NEC as a Communications Segment Client
- STMicroelectronics restructures for the AI age
- Sequans Announces a New $15 Million Licensing Agreement
- Sequans Provides Statement on Renesas Termination of MOU and Announces Conference Call to Review Fourth Quarter and Full Year 2023 Results and Outlook for Full Year 2024
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |