Tensilica Joins Synplicity’s ReadyIP Program and Offers Free Production- Ready Processor Core for FPGAs
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
EMBEDDED SYSTEMS CONFERENCE, San Jose, Calif., April 15, 2008 – Synplicity, Inc., (NASDAQ: SYNP), a leading supplier of innovative IC design and verification solutions, and Tensilica, Inc., a leader in configurable processor technology, today announced that Tensilica has joined Synplicity’s ReadyIP Program, also announced today and that Tensilica will provide the Diamond Standard 106Micro processor core – the industry’s smallest licensable 32-bit processor core based on an industry-standard architecture – free of charge through Synplicity’s Ready IP program. The ReadyIP program delivers a vendor independent design methodology for FPGA implementation and allows designers to easily access, evaluate and incorporate third-party intellectual property (IP), like the Diamond Standard 106Micro, using Synplicity’s Synplify Pro and/or Synplify Premier Version 9.2 FPGA synthesis environments.
This week at the Embedded Systems Conference (ESC) in San Jose, CA, the companies will showcase how easy it is to download Tensilica’s Diamond Standard 106Micro processor core through the Synplicity tool flow. This flow includes Synplicity’s new System Designer capability, which facilitates easy configuration, assembly, and integration of the Diamond Standard 106Micro processor core. ESC attendees can visit Synplicity’s booth #2302 to view this demonstration and receive more information about the benefits of the ReadyIP Initiative and the Tensilica’s IP Core.
“The ReadyIP program simplifies the access and use of IP for FPGA-based system designs and offers a complete universal design methodology using our synthesis tools,” said Andy Haines, senior vice president of marketing, Synplicity. “To that end,” he added, “we are very excited to offer customers access to the Diamond 106Micro world-class processor core for use on multiple FPGA platforms. We believe our partnership with Tensilica not only facilitates the delivery of production-ready IP to system designers, but also will make it easier for designers looking to move up from an 8- or 16-bit core to a full 32-bit core.”
The Diamond 106Micro offering combines the benefits of the “free IP” that FPGA users expect to receive from their FPGA silicon vendor. Additionally, by providing IP-XACT models of its processor, Tensilica supports Synplicity’s new System Designer IP integration capability, included in the Synplify Pro and Synplify Premier 9.2 software releases. The System Designer capability facilitates easy configuration, assembly and integration of the Diamond 106Micro into a design. A free 15-day evaluation version of the Xplorer Diamond Edition software toolkit and IDE is also available through Synplicity’s ReadyIP program and from www.tensilica.com.
“We applaud Synplicity’s visionary approach to making third party IP instantly accessible and more easily evaluated with their ReadyIP program,” stated Steve Roddy, Tensilica’s vice president of marketing and business development. “Now, FPGA designers will benefit from having broad access to the world-class ecosystem that supports Tensilica’s processor architecture as well as the mature, proven software toolset, including an instruction set simulator, debugger, optimizing C/C++ compiler, and much more – all within Tensilica’s Eclipse-based Xplorer™ design environment.”
About Synplicity
Synplicity, Inc. (NASDAQ: SYNP) is a leading supplier of innovative IC design and verification solutions that serve a wide range of communications, military/aerospace, semiconductor, consumer, computer, and other electronic applications markets. Synplicity's FPGA implementation tools provide outstanding performance, cost and time-to-market benefits by simplifying, improving and automating logic synthesis, physical synthesis, analysis and debug for programmable logic designs. Synplicity's ESL synthesis solutions significantly improve productivity for DSP designs realized in ASIC and FPGA devices. The Confirma™ at-speed verification platform, comprising software tools and the HAPS™ family of prototyping systems, enables both comprehensive verification of ASIC, ASSP and SoC designs and software development prior to chip tapeout. Synplicity is the number one supplier of FPGA synthesis tools and its physical synthesis and ASIC verification technologies are the recipients of several prestigious industry awards. The company operates in more than 20 facilities worldwide and is headquartered in Sunnyvale, California. For more information visit http://www.synplicity.com.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty audio and video DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica's low-power, benchmark-proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
|
Related News
- Bluespec, Inc. Joins the Xilinx Partner Program, Offering Drop-in Ready RISC-V Processors for Xilinx FPGAs
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- ARM Joins Synplicity's ReadyIP Program
- Safety element for automobiles, production or health can be implemented on the own microcontroller chip: RISC-V processor AIRISC-SAFETY from Fraunhofer Institute for Microelectronic Circuits and Systems IMS
- Siemens joins Intel Foundry Services' EDA Alliance program
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |