English
TSMC wants more of IC pie
Mark LaPedus, EE Times
(04/27/2008 8:15 PM EDT)
SAN JOSE, Calif. — Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) has unveiled a new and possibly controversial strategy that involves more collaboration in the early stages of the IC design process.
TSMC's program is aimed to reduce development cycles and manufacturing costs, according to analysts. But it could also possibly cause a major stir in the industry, as the silicon foundry giant wants more of the IC pie and appears to be encroaching on the turf in the third-party EDA, IP, packaging and test communities.
As part of its strategy, TSMC (Hsinchu, Taiwan) is quietly pushing a concept called the Open Innovation Platform (OIP), according to Gartner Inc. During its technology conference last week, TSMC also disclosed details about its roadmap in the chip-packaging front, including its internal efforts in the three-dimensional (3D) arena.
OIP is a program that involves more "collaboration between the foundry and its clients at the early stages of the design phase," said Jim Walker, an analyst with Gartner (Stamford, Conn.), in an e-mail newsletter.
(04/27/2008 8:15 PM EDT)
SAN JOSE, Calif. — Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) has unveiled a new and possibly controversial strategy that involves more collaboration in the early stages of the IC design process.
TSMC's program is aimed to reduce development cycles and manufacturing costs, according to analysts. But it could also possibly cause a major stir in the industry, as the silicon foundry giant wants more of the IC pie and appears to be encroaching on the turf in the third-party EDA, IP, packaging and test communities.
As part of its strategy, TSMC (Hsinchu, Taiwan) is quietly pushing a concept called the Open Innovation Platform (OIP), according to Gartner Inc. During its technology conference last week, TSMC also disclosed details about its roadmap in the chip-packaging front, including its internal efforts in the three-dimensional (3D) arena.
OIP is a program that involves more "collaboration between the foundry and its clients at the early stages of the design phase," said Jim Walker, an analyst with Gartner (Stamford, Conn.), in an e-mail newsletter.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC Announces Breakthrough Set to Redefine the Future of 3D IC
- proteanTecs Joins TSMC 3DFabric™ Alliance, Expanding Its Support of the 3D IC Ecosystem
- The Importance of 3D IC Ecosystem Collaboration
- Memory Market Collapse to Lift TSMC to Top Spot in 3Q22 Ranking
- Siemens extends support of multiple IC design solutions for TSMC's latest processes
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards