ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
ASIC Architect strengthens its position in DDR Controller for high-end ASIC and SoC market.
Santa Clara, CA -- Apr. 28, 2008 -- ASIC Architect, Inc. today announced the availability of Multi-Port Intelligent Arbiter and Scheduler (MPIAS) with optional AMBA 3 AXI or AMBA 2 AHB Interface for it successful DDR Controller Cores. This follows the footsteps of company’s highly successful industry-leading controllers in the area of PCI Express, DDR and SATA.
ASIC Architect is high-speed controller solutions company, focused on ASIC/SoC. The company’s portfolio of high end products includes PCI Express, DDR and SATA Controller cores. The core products, when combined with bridge products like AMBA bridges, provide a powerful system level solution for customers.
The MPIAS is an optional add-on product that can be added to the standard offering of single port DDR Controller core. This product is configurable up to 16 DDR ports, and each of these ports can either be a generic interface or AMBA AHB/AMBA AXI interface. The user programmable features help the customer to control or allocate the bandwidth across agents. The factors that decide on the winner in this intelligent arbitration and scheduling scheme are priority, credit (QOS), bank and aging. In a complex SoC system, there can be one DDR controller being shared across multiple memory subsystems. The MPIAS serves the requirements of individual agents, and at the same time operates to achieve maximum DDR bandwidth.
"We continue to have focused growth to serve our high-end ASIC/SoC customers. The MPIAS is an important addition to our existing product portfolio. It is a requirement for today’s complex SoC to have guaranteed DDR Controller bandwidth," says Kishore Mishra
The product is available immediately for current and potential DDR Controller customers.
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores – PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC/SoC. The company is headquartered at Santa Clara, CA with an international presence at Bhubaneswar, India.
|
Related News
- ASIC Architect Announces the Availability of DDR 3 Controller Cores
- Microtronix Announces New Enhanced Multi-port SDRAM Memory Controller IP Core
- ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
- Microtronix Launches High Performance Multi-port SDRAM Memory Controller IP Core
- Nivus GmbH uses Array Electronics Multi-Port SDRAM Controller IP in its new NivuSonic ultrasonic measurement device
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |