USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
ASIC Architect Announces the Availability of DDR 3 Controller Cores
ASIC Architect strengthens its position in DDR Controller for high-end ASIC and SoC market.
Santa Clara, CA -- Apr. 28, 2008 -- ASIC Architect, Inc. today announced the availability of DDR 3 Controller Cores. The DDR 3 Controller Core supports JEDEC’s DDR 3 DRAM architecture. The DDR 3 Controller core combined with the newly released Multi-Port Intelligent Arbiter and Scheduler (MPIAS) Core provides a winning solution for the high-end ASIC/SoC customers looking for high performance measured by low latency, low power, high throughput, QOS, and fairness control. This follows the footsteps of company’s highly successful industry-leading controllers in the area of PCI Express, DDR and SATA.
ASIC Architect is high-speed controller solutions company, focused on ASIC/SoC. The company’s portfolio of high end products includes PCI Express Gen1/Gen2, DDR I/II, Mobile DDR and SATA Controller cores. The core products, in combination with bridge products such as AMBA 2 AHB and AMBA 3 AXI bridges, provide a powerful system level solutions for the customers.
The DDR 3 Controller supports multi-purpose register (MPR), ZQ calibration and Write Leveling features. The controller works from 800MHz through 1600MHz. The controller support configurable memory data-width – 16bit or 32 bit or 64 bit with an option of ECC support. The attributes of the controller include low latency, low power, high throughput and low gate-count. The architecture of the DDR 3 Controller Solution, comprising – DDR 3 Controller, Multi-Port Intelligent Arbiter and Scheduler, AMBA 2 AHB or AMBA 3 AXI Connection, results in a powerful solution targeted towards high-end storage and video applications.
"We strive to keep adding value in the cutting-edge areas of PCIe, SATA and DDR solutions to serve our high-end ASIC/SoC customers. The controller is architected and designed by industry veterans with years of experience in using DDR in a SoC environment,” says Kishore Mishra. “Adding DDR 3 Controller to our portfolio puts us in a strong footing of capturing the growing high speed controller market."
The product is available immediately for current and potential DDR Controller customers.
About ASIC Architect Products and Services:
ASIC Architect offers a wide range of high speed controller cores – PCI Express, DDR and SATA Cores, and the solution logic for these high-end cores for ASIC/SoC. The company is headquartered at Santa Clara, CA with an international presence at Bhubaneswar, India.
|
Related News
- ASIC Architect Announces Availability of Configurable AMBA 3 AXI Bridge for DDR Controller Cores
- ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
- ASIC Architect Announces the Availability of PCI Express Gen 2 Controller Cores
- ASIC Architect Announces the Availability of Configurable AMBA3 AXI Bridge for PCI Express Controller Cores
- Texas Instruments Announces Availability of Denali's Databahn DDR Controller IP to TI ASIC Customers
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |