NextIO Standardizes on VMM Methodology and Synopsys VCS for Next-Generation I/O Virtualization Chip
VMM Delivers Higher Productivity by Enabling 80 Percent Verification Reuse
"After an extensive evaluation of the solutions in the market, we decided to use VMM to address the challenge of creating a modern, powerful SystemVerilog-based verification environment," said Rich Warwick, vice president of Engineering and Operations at NextIO. "The VMM methodology and Synopsys' implementation of the VMM base classes helped us structure a verification environment that utilized the full power of SystemVerilog. By standardizing all of our testbenches on VMM, we have been able to reduce development time by fifty percent. VMM solved every verification challenge we faced."
NextIO was able to create its own unique base classes derived from the VMM base classes that they are now able to extend on a project-by-project basis. This flexible approach allows NextIO to quickly assemble both unit-level and chip-level testbenches in a standardized fashion. This standardization significantly reduces the learning curve for NextIO's designers and verification engineers when new chips are developed, shortening the development schedules of future designs. Subsequent designs will require a certain amount of new, design-specific code; however, NextIO expects to reuse eighty to ninety percent of the environment they architected for their second-generation chip.
"The adoption of the VMM methodology by innovative companies such as NextIO reflects a growing, industry-wide trend," said Swami Venkat, senior director of Verification Marketing at Synopsys. "The combination of Synopsys' comprehensive VCS functional verification product and customer-proven VMM base class library enables unprecedented productivity and predictability, making the VMM methodology the solution of choice for SystemVerilog-based design and verification."
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading system and semiconductor design and verification platforms, IC manufacturing and yield optimization solutions, semiconductor intellectual property and design services to the global electronics market. These solutions enable the development and production of complex integrated circuits and electronic systems. Through its comprehensive solutions, Synopsys addresses the key challenges designers and manufacturers face today, including power management, accelerated time to yield and system-to-silicon verification. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- AImotive Deploys Synopsys VCS to Verify Next-Generation Automated Driving Technologies
- Synopsys VCS Used by Graphcore to Verify Next-Generation Colossus GC200 IPU
- AnalogX Launches Ultra Low Power Interconnect SerDes IP Portfolio to Fuel Next-Generation I/O Connectivity
- Vatics Standardizes on Synopsys' Fusion Technology for its Next-Generation Multimedia SoC Design
- Tego Standardizes on VMM and Synopsys VCS Solution to Speed Verification of Radio Frequency Identification Tags
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |