VeriSilicon Joins Power Forward Initiative to Accelerate Advanced Low-Power Design
SANTA CLARA, CA -- May 12, 2008 -- VeriSilicon Holdings Co., Ltd. (VeriSilicon), a world-class ASIC design foundry and custom solutions provider, has joined the Power Forward Initiative (PFI) and plans to offer a Common Power Format (CPF)-based design solution for its ASIC customers.
VeriSilicon uses the Cadence® Design Systems, Inc. Low-Power Solution, the industry's leading and complete flow that integrates logic design, verification, and implementation technologies with the Si2-approved Common Power Format. Using this comprehensive approach to low-power design, teams can improve productivity, reduce risk, and achieve superior tradeoff among timing, power, and area requirements.
"Low-power design is critical for multimedia, wireless and communication applications," said Nianfeng Li, corporate vice president of Design Methodologies at VeriSilicon. "We have joined the Power Forward Initiative to contribute our low-power expertise in support of the broad, industry-wide move to low-power electronic design. VeriSilicon has worked with Cadence to deploy this advanced low-power solution for our ASIC customers. We expect that CPF will streamline the entire low-power design process to help customers meet their market requirements on time."
"VeriSilicon, with its focus on the fast growing market in China, brings a unique perspective to the Power Forward Initiative. Their participation will help accelerate the use of low-power technologies in the industry," said Pankaj Mayor, group director of Business Enablement at Cadence. "We applaud VeriSilicon's commitment and investment of resources to support the Power Forward Initiative and look forward to their participation."
CPF, an Si2-approved standard format, is used for specifying power-saving techniques early in the design process -- enabling sharing and reuse of low-power intelligence throughout the design process. The Cadence Low-Power Solution is the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format.
About Power Forward Initiative
The Power Forward Initiative, which has more than 25 member companies, is an industry initiative sponsored by Cadence that was formed in May 2006. It has the goal of enabling the design and production of more power-efficient electronic devices. The initiative includes companies representing a broad cross section of the design chain including system, semiconductor, foundry, IP, EDA, ASIC and design services companies. CPF was contributed by Cadence to the Si2 Low Power Coalition in December 2006 and CPF 1.0 is now available as an Si2 standard to the industry at large. The Initiative has recently published A Practical Guide to Low-Power Design - User experience with CPF which is aimed at educating the broad design marketplace in utilizing advanced low-power design techniques. The Guide is available free of charge at www.powerforward.org.
About VeriSilicon
Founded in 2001, VeriSilicon Holdings Co., Ltd. ("VeriSilicon") is a fast growing IC (integrated circuit) design foundry providing custom solutions and SoC (System-on-A-Chip) turn key services. VeriSilicon has an extensive track record of accelerating customer designs from initial specification to silicon, achieving first silicon success -- on time and on spec -- and taking customer silicon through volume production, utilizing its partner network of leading wafer foundries and assembly and test companies in Asia Pacific. In addition to its flexible engagement model, superior supply chain management, and strong service culture, VeriSilicon's market leading licensable digital signal processing (ZSP®) cores and star IP based SoC platforms, along with value-added mixed signal IP portfolio, are the key differentiators for its success in a broad range of application markets, including multimedia, voice and wireless communications. VeriSilicon's global customer base of market leading multinationals and fabless start-up companies benefit from shorter development cycles, reduced cost of ownership, and economies of scale. VeriSilicon currently has research and development centers in Santa Clara, California and Dallas, Texas, U.S.; Shanghai and Beijing, China; with sales and customer support offices in Santa Clara, California, U.S.; Shanghai, Beijing, Shenzhen, China; Tokyo, Japan; Taipei, Taiwan; Nice, France; and Seoul, Korea. For more information, please visit www.VeriSilicon.com.
|
Verisilicon, Inc. Hot IP
Related News
- Faraday Joins Power Forward Initiative to Make Low-Power Design Easier
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
- Cadence Joules RTL Power Solution Enables Socionext to Accelerate Low-Power HEVC 4K/60p Video Codec Chip Development
- S3 Joins Power Forward Initiative (PFI)
- Wipro Technologies Joins Power Forward Initiative
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |