MoSys, Virage develop next-generation memory compilers for TSMC processes
![]() |
MoSys, Virage develop next-generation memory compilers for TSMC processes
By Semiconductor Business News
February 29, 2000 (9:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000229S0004
SUNNYVALE, Calif. -- MoSys Inc. here and nearby Virage Logic Corp. today announced a partnership to develop fourth-generation memory compilers for 0.18- and 0.15-micron logic processes offered by Taiwan Semiconductor Manufacturing Co. Ltd. The new memory compilers will be based on MoSys' single-transistor SRAM technology--called 1T-SRAM--and Virage's Custom-Touch compiler. The goal is to create compilers for extremely high-density memory blocks that are embedded in system-on-chip designs for TSMC's new standard logic processes. The compilers will employ "what-if-analysis" and performance trade-off capabilities early in the design cycle to help speed SoC development, said the two Silicon Valley partners. "Custom-Touch 1T-SRAM compilers for our leading 0.15- and 0.18-micron processes gives customers easy access to high capacity memory required in these designs," Roger Fisher, senior director and corporate marketing at TSMC. The first Custom-T ouch 1T-SRAM compiler is scheduled to become available in the second quarter of 2000. "The MoSys-Virage partnership is committed to proliferating this unique memory technology to enhance productivity and enable system designers to make smart technical decisions without making any unnecessary compromises," said Vin Ratford, vice president of marketing and sales at Virage, based in Fremont, Calif. "For the first time the performance benefits of SRAM and density advantages of DRAM can be combined in a compilable form."
Related News
- ADTechnology and CoSignOn/CoreLink Sign MOU to Further Collaborate on High-Bandwidth Memory for Next-Generation HPC
- ADTechnology and Zaram Technology to develop the next-generation of telecommunications semiconductor chips
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- Infineon's HYPERRAMâ„¢ 3.0 memory and Autotalks' 3rd generation chipset drive next-generation automotive V2X applications
- Cadence Accelerates Hyperscale SoC Design with Next-Generation 112G Extended Long-Reach SerDes IP on TSMC's N4P Process
Breaking News
- Q2 2024 Global Semiconductor Equipment Billings Increased 4% Year-Over-Year, SEMI Reports
- CAST Ships I2C/SPI Controller IP Core for Easier Serial Communication
- GUC Monthly Sales Report - August 2024
- UMC Reports Sales for August 2024
- CoreHW and Presto Engineering Announce Ground-breaking Collaboration to Advance Global Penetration of Ultra-low-power RF IoT Devices
Most Popular
- Blue Cheetah Collaborates with LG to Demonstrate Successful Silicon Bring-Up of Chiplet-Based Design
- SiliconAuto adopts Siemens' PAVE360 to accelerate pre-silicon ADAS SoC development
- Intel considers foundry split, fab cancellations
- CoreHW and Presto Engineering Announce Ground-breaking Collaboration to Advance Global Penetration of Ultra-low-power RF IoT Devices
- Global Semiconductor Sales Increase 18.7% Year-to-Year in July
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |