Peking University Press to Publish a Chinese Edition of the Arm-Synopsys 'Low Power Methodology Manual'
Book and University Courses Will Enable Broad Adoption of Aggressive Power Management Techniques in China
BEIJING -- May 12, 2008 -- Peking University Press today announced that it will publish the Chinese-language edition of the "Low Power Methodology Manual" (LPMM), the ARM- and Synopsys-authored practical guide to aggressive power management in System-on-Chip design. In addition, Peking University (PKU) will develop a low power design curriculum based on the LPMM and introduce it to universities throughout China. As the rapidly growing Chinese IC design industry increasingly focuses on delivering consumer products that require long battery life, the localization of the widely adopted LPMM text combined with the PKU academic curriculum will enable China's designers to quickly adopt leading-edge aggressive power management techniques.
The LPMM, jointly authored by Synopsys and ARM, is a practical guide to adopting aggressive power management techniques. The methodology has been proven in silicon using ARM(R) Physical IP, ARM processors, and Synopsys' Eclypse(TM) Low Power Solution. The English language version of the LPMM, which was first published in August of 2007, has quickly become a widely adopted methodology for low power design, with more than 8,000 readers. The LPMM authors include Synopsys Fellow Mike Keating, ARM Fellows David Flynn and Robert Aitken, Alan Gibbons (Synopsys principal engineer), and Kaijian Shi (Synopsys principal consultant).
"Peking University has been actively promoting the teaching and scientific research of advanced IC design technologies. We are honored to have joined hands with Synopsys and ARM, technology leaders in the industry, to bring cutting-edge power management techniques to China through the 'Low Power Methodology Manual,'" said Cheng Xu, Director of Micro Processor Research and Development Center of Peking University. "We will also develop educational courses around the book to help introduce these techniques throughout China."
Combining extensive commercial experience, deep scientific understanding, silicon technology case studies, and a pragmatic approach, the LPMM covers a broad range of low power topics, including: clock gating, multiple threshold voltage (multi-Vt) methods, multi-voltage design and architecture, power gating and dynamic voltage scaling, RTL and architectural considerations for SoCs as well as IP, plus considerations for physical IP.
"As the development of consumer and mobile computing electronic technologies increases in China, power management has become essential for designers. ARM and Synopsys have cooperated in the LPMM book to offer a valuable solution to speed adoption of the latest tool and intellectual property innovations in low power design techniques," said Chen Lan, vice director of Chinese Academy of Science - EDA Center. "The LPMM book introduces a systematic suite of low power design technologies ranging from system level low power solutions, software and hardware co-design, logic design technologies, and circuit design technologies. Providing many real design examples, this book is a useful reference book for graduate university students, researchers, and design engineers alike."
"Our extensive ARM-Synopsys R&D collaborations over more than 10 years have succeeded in addressing many key industry design challenges ahead of the market need," said Jun Tan, president, ARM China. Jian-Yue Pan, vice president of Asia Pacific Region at Synopsys, added: "By extending the ARM-Synopsys collaboration to the prominent Peking University, we will be able to meet the needs of designers for a Chinese-language advanced low power methodology supported by proven IP and tools."
The Chinese language LPMM will be introduced at the SpringTech Seminar series (May 12 in Beijing, May 14 in Shanghai, and May 16 in Shenzhen); for more information and to register visit http://www.lpmm-book.com/cn/. In addition, all of the LPMM authors will assemble to deliver a full-day technical tutorial on low power techniques at the Design Automation Conference in Anaheim, Calif. on June 13, 2008. For more information and to register, visit http://www.dac.com.
Availability:
The Chinese-language edition of the LPMM is expected to be available for purchase from Peking University Press in July, 2008. For more information on the book, visit: http://www.lpmm-book.com/cn/. The hardbound English language edition of the LPMM is available today through http://www.springer.com or http://www.amazon.com. In addition, Synopsys and ARM customers can download a free electronic copy of the English language edition of the LPMM at http://www.synopsys.com/lpmm or http://www.arm.com/lpmm.
About Peking University Press
Peking University Press was set up in 1902 as a department of Peking University responsible for book translation and publishing. Since then, it has published a series of teaching materials and academic works, including the famous "China International Law Theories" by Li Dazhao and Zhang Runzhi, and "Poetry" by Huang Jie. It was shut down in 1952 and re-opened in 1979. Since then, it has been developed into a comprehensive publishing house, covering a rich variety of areas.
About The Microprocessor Development & Research Center
The Microprocessor Development & Research Center (MPRC) was founded in February 2001 and serves as China's primary research center for computer science, technology and microelectronics. In addition to developing microelectronic systems and software, MPRC conducts research across a broad spectrum of areas including modern microprocessor architecture, compiler optimization, operating system, computer simulation and performance evaluation, software/hardware co-design, System-on-a-Chip (SoC) design, and embedded system design. MPRC has established a joint laboratory with Synopsys for system-on-chip (SoC) verification, chip prototyping, hardware-software debugging and IP integration.
Related News
- Industry's First Low Power Verification Methodology Manual, Authored by ARM, Renesas Technology and Synopsys, is Now Available
- ARM, Renesas Technology and Synopsys Define Industry's First Low-Power Verification Methodology
- Springer Publishes ARM-Synopsys Verification Methodology Manual for SystemVerilog
- Proven ARM-Synopsys Reference Methodology Expanded To Support Synopsys' Galaxy Signal Integrity Solution
- Design Compiler Topographical Technology-Based ARM-Synopsys Reference Methodology Delivers Higher Productivity
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |