Gleichmann Research announces a 2-FPGA-Board with free partitioning software
Based on the ALTERA® EP2S180 in a 1508 pin package, Gleichmann Research offers a 2- FPGA-module for the Hpe®_midi systems. Every FPGA has 180.000 logic elements (equivalent to 1.8 Mio. ASIC gates). There are ~700 interconnections between the FPGA’s, 64 LVDS pairs allow 1Gbit/s/pair high-speed data communication. A 24-layer PCB, impedance controlled, temperature depended fan control and a clock factory, which distribute 7 input clocks to different clock inputs of the FPGA’s – these are some of the features of our FPGA development systems. We have also implemented the ALTERA® USB-Blaster™ on the module.
Together with every FPGA-system we will deliver a set of software tools, which are easily accessible via a GUI, (Hpe®_desk). In addition to the clock factory the developer will receive a JTAG scanner and debugger. With this scriptable tool it’s possible to write any output and to read any input of the FPGA. In addition GE-Research offers to every customer, a cost-free, semi-automatic partitioning software. This allows the developer to move every entity from every level by dragging and dropping them into an FPGA. During this task the utilization and the interconnection will be checked. The partitioning tool is currently a beta-released version and works only with VHDL, but this will change within 2008. The tool needs only ALTERA Quartus®II, no additional expensive software will be required.
For more information go to: www.ge-research.com.
Gleichmann Electronics Research (Austria) Gmbh & Co KG
Gleichmann Electronics Research (Austria) GmbH & Co KG is a subsidiary company of Gleichmann & Co Electronics GmbH in Frankenthal (D). Founded in 2004 the company develops and manufactures development tools for FPGA’s (Field Programmable Gate Arrays) and offers services in connection with ASIC-development.
|
Related News
- Gidel FPGA boards used for next generation wireless communication research
- Faraday Launches SoReal! 2.0 Virtual Platform to Support Its FPGA Board for Early SoC Software Development
- Free Software Enables Development of IEEE 1149.1-2011 JTAG and IJTAG Based Infrastructure IP for FPGA and SoCs
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- Samsung Collaborates With Arm To Drive Research in Software for Next-Generation Communication Technologies
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |