Synopsys Introduces HAPS-51T ASIC Prototyping System to Accelerate Time to Results
MOUNTAIN VIEW, Calif. -- May 30, 2008 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, is introducing a new addition to the popular HAPS™ (High-performance ASIC Prototyping System™) product family from the company's Synplicity® Business Group. The HAPS-51T, leveraging the advanced capabilities of Xilinx's Virtex®-5 LX330T devices, is an ideal prototyping system for applications using high-speed serial interfaces like PCI Express, SATA and Gigabit Ethernet. The HAPS-51T utilizes the LX330T device's 24 RocketIO GTP transceivers, adding on-board DDR2 memory and the new HapsTrak high-speed daughterboard connectivity scheme in a compact form factor. These features enable HAPS-51T to deliver a significant advantage in performance and versatility.
The tight connection between the Virtex-5 LX330T FPGA and the on-board memory enables flexible, high-speed memory access to satisfy even demanding communication applications. The HAPS-51T's on-board memory includes:
- 1GByte of DDR2, expandable to 8GByte
- 2Mbit x 36bit synchronous SRAM
- 32Mbit x 16bit Flash PROM
- PCIE-4_MGB: 4-lane PCI Express
- SATA-4_MGB: 4-channel serial ATA
- ETH-4_MGB: 4 Gbit Ethernet ports
- USB data port
- SelectMAP
- JTAG
"We are pleased that Synopsys' Synplicity Business Group has chosen the Virtex-5 LX330T device for their newest HAPS prototyping system, the HAPS-51T," said Chuck Tralka, Senior Director of Virtex Product Marketing at Xilinx. "The combination of high logic density and high-speed serial transceivers in the LX330T device, combined with the flexibility of the HAPS system makes the HAPS-51T an ideal choice for development applications using high-speed serial interfaces."
Availability
Shipments of HAPS-51T for early adopters have already begun. Full production shipment of the HAPS-51T is currently expected to begin at the end of June 2008.
About HAPS
The HAPS (High-performance ASIC Prototyping System) solution is a high performance and high- capacity FPGA-based system for ASIC prototyping and emulation. The HAPS solution is a modular system, with multi-FPGA motherboards and standard or custom-made daughter boards, which can be stacked together in a variety of ways. Among the functions available on standard daughter boards are video processing, various memory types, and interfaces to Ethernet, USB and PCI Express. For more information about the HAPS solution visit http://www.synplicity.com/products/haps/
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Introduces 3DIC Compiler, Industry's First Unified Platform to Accelerate Multi-die System Design and Integration
- Cadence Introduces Innovus Implementation System, Delivering Best-in-Class Results with Up to 10X Reduction in Turnaround Time
- Synopsys Introduces the HAPS-60 Series of Rapid Prototyping Systems
- Synopsys Announces Multi-Core Initiative to Accelerate Design Time-To-Results
- Mentor Graphics Introduces SpeedGate Direct System Verification Environment for Rapid ASIC Prototyping
Breaking News
- Jolt Capital buys and invests in Dolphin Design's carved-out mixed-signal IP activities
- Tenstorrent Expands Deployment of Arteris' Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
- Logic Design Solutions launches Gen4 NVMe host IP
Most Popular
- Arm's power play will backfire
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Sondrel announces CEO transition to lead next phase of growth
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
E-mail This Article | Printer-Friendly Page |