Radiocomp & Altera partner on OBSAI/CPRI cores
Remote Radio Head leader innovates with plug-and-play IP
June 12th, 2008 -- Denmark-based Radiocomp and Altera Corporation (NASDAQ: ALTR) today announced an integrated, rapid development solution for developers of WiMAX and 3GPP LTE base station equipment. This ready-to-implement technology solution is comprised of Radiocomp’s Open Base Station Architecture Initiative (OBSAI) and Common Public Ratio Interface (CPRI) IP cores in conjunction with Altera’s Stratix IV GX FPGAs. The solution enables quick, efficient and reliable integration of OBSAI and CPRI interfaces for high-speed communication of digital radio and control data between wireless infrastructure base station modules.
The latest in OBSAI and CPRI technologies together with innovative Software Defined Radio (SDR) principals are critical components for the development of base station sub-modules and multi-band multi-mode remote radio head systems for standards such as WiMAX WCDMA/LTE, GSM/EDGE and CDMA2000.
“We are extremely pleased about our partnership with Altera. The RadioComp IP offers a scalable solution for OBSAI and CPRI implementations using Altera’s full line of FPGA and HardCopy ASIC series product families. The new flagship Stratix IV and HardCopy IV devices provide a highly integrated system-on-chip implementation platform for multi-sector, multi-antenna RF cards and remote radio head equipment. Radiocomp’s industry-leading expertise in OBSAI/CPRI interfacing combined with Altera’s industry-leading FPGAs and signal processing IP will greatly speed up the development and availability of next generation radio systems,” says Christian Lanzani, Product Manager of Radiocomp.
Radiocomp's IP cores implement OBSAI RP3/RP3-01 v.4.0 and CPRI v3.0 specifications supporting all air interface standards. These IP cores incorporate performance targets, cost, size and flexibility into a single IP core solution together with a complete set of functionality compliant with the latest standards.
Key features of the CPRI and OBSAI IP cores include:
- All-in-one package
- Support for higher speed serial rates up to 6.144 Gbps
- Smallest size and power consumption.
- Optimized Ethernet 10/100 MAC included
- Flexible Antenna Carrier, O&M, Timing and Synchronization Interfaces
“The Radiocomp solution offers a true plug-and-play approach to easily integrate IP cores into our high speed SERDES transceiver-based Stratix IV GX FPGAs with all of the required layers to support data rates up to 8.5 Gbps,” said Philip Lewer, senior manager of strategic marketing, Altera’s communications business unit. “Additionally, the Radiocomp solution is highly optimized to fit in as little as 3500 logic elements including Ethernet MAC and all data framing and control logic. By optimizing all components specifically for OBSAI and CPRI implementations, this solution lowers overall system cost and power consumption substantially compared to competing solutions.”
For more product information visit Radiocomp at www.radiocomp.com/Subsystems/IP-Cores.aspx or Altera at www.altera.com/products/devices/stratix-fpgas/stratix-iv/stxiv-index.jsp
About Radiocomp:
Radiocomp is a leading provider of systems and components for next generation mobile and wireless networks. Radiocomp is the first company in the world dedicated to developing and manufacturing state-of-the-art, fully software-configurable remote radio head products and components for WiMAX and LTE networks.
About Altera:
Altera®’s programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Related News
- MoSys, Radiocomp and GDA Technologies Partner to Deliver CPRI and OBSAI Compliant Wireless SerDes IP Solution for 3G and LTE Base Station Market
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Altera in negotiation on private equity partner
- Fuji Xerox Recognizes Altera with 2014 Premier Partner Award
- BittWare and PLDA Partner to Deliver 10G Low Latency TCP Offload, UDP and PCIe IP Cores on Altera Stratix-based Hardware
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |