IP Cores, Inc. Shipped Ultracompact AES and AES/GCM IP Cores for Actel FPGA Supporting FIPS-197, IEEE 802.1AE MACsec and P1619.1 Standards
Starting at 800 tiles for AES1-8E and delivering 11.2 Mbps on RTSX radiation-tolerant devices, AES and AES/GCM cores provide a compact and high-performance solution for an FPGA designer working on a secure communication solution.
Palo Alto, California -- June 16, 2008 -- IP Cores, Inc., setting the new benchmark for security IP cores, had shipped AES and AES/GCM IP cores supporting the FIPS-197, IEEE 802.1AE and P1619.1 standards. AES1 and GCM1 IP cores enable FPGA vendors to add encryption to their designs utilizing less than 15% of the RT54SX72S device.
"AES1-8 and GCM1-8 cores are ideally suited for security implementations that fit into compact low-power, rad-hard and rad-tolerant devices," said Dmitri Varsanofiev, CTO of IP Cores. "Our cores enable customers to implement encryption designs with data rates in the range of 10 Mbps to more than 400 Mbps utilizing just a small fraction of a typical Actel FPGA."
AES and AES/GCM Encryption Supports Secure Communications
Advanced Encryption Standard in Galois/Counter Mode (GCM-AES) is used the IEEE standards 802.1AE for layer 2 transport security and P1619.1 for tape encryption. Addressing the market demand for ultra-compact AES crypto solutions for Actel FPAG market, IP Cores had shipped its AES1 and GCM1 cores targeted for RTSX, ProASIC, ProASIC3, IGLOO, and ProASIC Plus APA FPGA families.
AES1 and GCM1 configurations support AES and AES/GCM encryption and decryption respectively with throughputs exceeding 100 Mbps in a single core.
IP Cores’ expanding portfolio of security and DSP IP cores includes AES and AES/GCM cores available in multiple configurations to meet specific throughput, power, and FPGA resource utilization targets. For more information about IP Cores’ product line, please visit www.ipcores.com. Descriptions of the GCM-AES cores are available at http://ipcores.com/MACsec-802.1AE-AES-GCM-Core.htm.
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security and DSP IP cores. Founded 4 years ago, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), low-latency fixed and floating-point FFT and IFFT cores.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Announces a Family of High-Speed AES/GCM IP Cores Supporting IEEE 802.1AE and P1619.1 Standards
- IP Cores, Inc. Announces a Family of Low-Latency AES/GCM IP Cores Supporting IEEE 802.11ad and WiGig Standards
- IP Cores, Inc. Announces a MACsec (IEEE 802.1ae) Security Processor IP Core.
- Posedge Annouces High Performance 10 Gbps IEEE 802.1AE (MACsec) IP Core
- IP Cores, Inc. Announces New Multi-Gigabit IP Combo AES/XEX and AES/GCM Core Supporting New IEEE P1619 Draft Standard
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |