Veriest Verification (Israel) announces close collaboration with HDL Design House (Serbia)
June 24, 2008 -- Veriest Verification, industry leader in verification methodologies, planning and execution, and HDL Design House, specialized in building dedicated teams to deliver complete design and verification services and creating reusable IP cores and verification components, decided to collaborate closely on delivering design and verification services to the Israeli market.
“We've found HDL Design House to be a highly professional VLSI design and verification services company, capable of executing large scale projects on time,” said Hagai Arbel, CEO of Veriest Verification. “ HDL Design House has excellent facilities, IT security and project management tools and its engineers are highly motivated experts with many years of experience. It also has a wide selection of proven, top-notch Verilog and Verification IP supporting different verification methodologies.”
Hagai Arbel added: “Collaboration with HDL will take Veriest's services to Israeli semiconductor market a step forward. Together both companies will deliver a wider range of cost effective solution for today's VLSI challenges.”
“HDL Design House is interested in expanding its business on the Israeli market. We are looking forward to close cooperation with Veriest Verification. HDL Design House and Veriest Verification technical teams will work together on project execution, bringing unique value for Israeli customers. This synergy will provide a special benefit for the customers in Israel as this model combines off-shoring (HDL Design House) with local and direct technical management (Veriest Verification) in a complementary way,” said Predrag Markovic, CEO and President of HDL Design House.
About HDL Design House
HDL Design House specializes in rendering design and verification services for SoC projects and providing soft IP cores and verification IP (VIP) based on advanced verification methodologies such as OVM and URM. With primary focus on fulfilling each customer's unique requirements, HDL Design House can offer design and verification services for SoC projects. In order to meet requirements of the most complex projects, HDL Design House creates dedicated engineering teams who also provide support and maintenance for VIP. The company's high-quality and verification IP (VIP) can be easily integrated to rapidly create sophisticated verification environments for complex SoCs. The VIP program is built around advanced verification methodologies (OVM, URM) and languages (System Verilog, e). HDL Design House delivers high quality VIP with rigorous QC procedures and helps customers develop their projects by combining design and verification services and VIP portfolio. The company also delivers component (VITAL) models for major SoC product developers. Having developed more than 400 VHDL VITAL models for major memory provider companies, HDL Design House has established a reputation as a market leader in VHDL/Verilog/System Verilog modeling. For additional information, please visit www.hdl-dh.com.
About Veriest Verification
Veriest Verification is a select team of VLSI design and verification specialists. Applying our extensive knowledge, we cross the toughest VLSI hurdles and provide top-quality closure design and verification solutions.
Veriest consists of verification methodologists, program managers, designers and developers. Our teams provide complete project coverage, supporting it from the Arch Spec phase through development to production, establishing completeness against the plan. We ensure the best project results by adhering to a consistent methodology, devised together with the client at the onset of the project. For additional information, please visit www.veriest-v.com
|
Related News
- HDL Design House has opened New design center in Niš - Serbia
- HDL Design House Webinar: Reducing Integration and Verification Effort in SoC Design
- Design Verification Challenges in Modern SoCs - HDL Design House Webinar
- HDL Design House New Verification Seminar in Switzerland: Maximizing Verification Efficiency
- HDL Design House New Verification Seminar in Austin: Maximizing Verification Efficiency
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |