Open-Silicon Adopts Broad Range of MIPS(R) Cores to Speed Time-to-market for Next-generation ASIC Designs
Proven IP Cores Decrease Risk and Lower Development Costs
MOUNTAIN VIEW, Calif. -- June 24, 2008 -- MIPS Technologies, Inc., a leading provider of industry-standard architectures, processors and analog IP for digital consumer, home networking, wireless, communications and business applications, and Open-Silicon, Inc., a fabless ASIC company providing a reliable, predictable and cost-effective alternative to traditional chip design and supply chain models, today announced they are teaming to enable chip design companies to get their custom ASIC designs to market faster than ever before.
Through the agreement, Open-Silicon gains access to a wide array of optimized and synthesizable MIPS32® cores, and the knowledge gained through leveraging the cores in multiple designs. Open-Silicon customers can select the core that is right for their design, from low-power cores for next- generation mobile devices to multi-threaded cores that boost system performance while reducing SoC die area, cost, and power consumption for today's converged devices. With proven IP and Open-Silicon's design and integration expertise, customers can get differentiated products to market quickly and easily at the lowest possible cost.
"Selecting and integrating quality IP is rapidly becoming the biggest challenge for ASIC designers, who need IP that differentiates their product and will function as promised for first-time working silicon," said Scott Houghton, vice-president, Open-Silicon. "We offer customers freedom of choice for their ASIC designs-giving them the best possible solutions at each step of the development process. MIPS Technologies has some of the best IP solutions available for the digital home and beyond, and we are pleased to offer customers the confidence that comes from our experience with a range of proven MIPS® cores."
"Open-Silicon is a unique company offering an end-to-end solution for ASIC development -- helping customers reduce development time and costs," said Brad Holtzinger, vice president of sales, MIPS Technologies. "We are pleased that Open-Silicon has reaffirmed its commitment to MIPS-Based(TM) solutions by integrating a broad selection of our cores into its pre-qualified IP portfolio. Its customers will benefit from the distinct advantages offered by MIPS cores for their next-generation electronic products."
MIPS Technologies' cores are key components of Open-Silicon's OpenMODEL, which provides customers with access to qualified processor IP, manufacturing, test, and packaging providers. The OpenMODEL allows customers to make informed choices at each step of the development cycle to minimize risk, lower costs and boost end product integrity. Open-Silicon's design methodology is then applied to produce reliable, predictable ASICs at significantly lower cost.
About Open-Silicon, Inc.
Open-Silicon, Inc. is a fabless ASIC company that was founded to set new standards for the predictability, reliability, and cost-effectiveness of ASICs and enable our customers to differentiate their products with custom silicon. Through our "Science of ASICs" initiative we continue to introduce technology advantages that help our customers increase their chance for success in the market. For more information, visit Open-Silicon's website at http://www.open-silicon.com or call 408-240-5700.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. is the world's second largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS Technologies is the only company that provides a combined portfolio of processors, analog IP and software tools for the embedded market. The company powers some of the world's most popular products for the digital entertainment, home networking, wireless, and portable media markets -- including broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Mountain View, California, with offices worldwide. For more information, contact (650) 567-5000 or visit http://www.mips.com.
|
Related News
- Open-Silicon Licenses MIPS32(R) 24KEc(TM) Pro Core and Virage Logic Core-Optimized IP Kit for Future ASIC Development
- MoSys and Open-Silicon Pound Tharas Systems Design Into Production; Tharas Systems Hammer(R) Verification Appliances Powered by Large Number of High-Speed 1T-SRAM Memory
- Wave Computing Releases First MIPS Open Program Components to Accelerate Innovation for Next-Generation System on Chip Designs
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Open-Silicon to showcase ARM Cortex-M based IoT Custom SoC Platform at ARM TechCon
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |