A Patented Breakthrough for all Performances of Dolphin Integration's Standard Cell Libraries
With SESAME 3G, no backtracking any longer upstream on a critical path during Place and Route in an iteration for optimizing": this revolutionary concept could suggest the motto "Optimization without Regression!" The certainty to be able to converge fast in P&R shall translate in a drastic renewal of the installed base of cell libraries.
The revolution results from the separation of logic cell functions from the analog net drives. The SoC Integrator then benefits from total control for the optimization of critical paths after synthesis, whether for speed or power consumption with density: a local improvement no longer disturbs the rest of the paths upstream. A designer can choose to replace any function or drive on a critical path in order to meet the performance targets, without the penalty of any need for adaptation of the net upstream.
This P&R friendly concept provides designers with a natural optimization process from the RTL stage on. A Figure of Merit based on the commendable “Sofia benchmark” will be available online on Dolphin’s website for a fast comparison with any alternate library.
“Such a benchmark saves designer's time, versus a comparison through a complete Synthesis plus thorough P&R”, comments Audrey Abba, Manager of Library Development, “as it allows designers to anticipate immediately the improvement of design style which SESAME 3G enables. Furthermore the elimination of backtracking leads to upgrading the design style itself with easy Guidelines from experience. Above all it must be noticed that such an innovation was only conceivable in the context of fully multi-disciplinary team-work".
This new generation of the celebrated "Reduced Cell Stem Library" SESAME is launched for first availability in 65 nm with optimization for low power. It will progressively supersede all previous releases for any optimization stem at all technological nodes ranging between 180 nm and 65 nm.
About DolphinDolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration announces a break-through in logic design drastically improving performances
- Dolphin Integration's Panoply of Memories and Standard Cell Libraries for easing the fabrication capacity shortage
- Dolphin Integration: A Commercial Breakthrough for 'Reduced Cell Stem Libraries'
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |