Comsis introduce the MimoKit-MAX FPGA platform
The analog block consists of 3 IQ codecs which perform the conversions between the digital and analog domains. Each IQ codec contains two matched 80 Msps 10-bit ADCs, and two matched 80 Msps 10-bit DACs. The digital side of the codec’s bank is connected to an FPGA, while the analog side carries the differential signals to the radio transceivers.
The radio block consists of three 2.4GHz/5GHz dual-band radio transceivers. As the MIMO operation requires the same frequency for all the transceivers, they share a local oscillator reference.
Feature set:
- Two Altera Stratix II devices cumulating more than 3 million ASIC gates equivalent
- 500 FPGA-FPGA connections, including 64 LVDS pairs
- 32 Mbits Flash for code or data storage
- 512 Mbits SDRAM
- Two Gigabit Ethernet PHY transceivers
- PCI interface
- Two USB2 High-speed transceivers, one host and one device
- Two RS232 level shifters
- Three AD9861 IQ codecs for baseband conversion
- MIMO-compatible RF transceivers for configurations up to 3Tx3R
- Supported by the GRLib/Leon3 IP library from Gaisler Research. This is a comprehensive IP library of a Linux-capable 32-bit embedded processor and peripherals
- Compatible with Altera Quartus II design software
|
Related News
- Altera and TSMC Innovate Industry-first, UBM-free WLCSP Packaging Technology Platform for MAX 10 FPGA Products
- Primemas Selects Achronix Embedded FPGA Technology For System-on-Chip (SoC) Hub Chiplet Platform
- S2C Accelerates Development Timeline of Bluetooth LE Audio SoC
- Lattice Extends Low Power Leadership with New Lattice Avant FPGA Platform
- Efinix Releases TinyML Platform for Highly Accelerated AI Workloads on Its Efficient FPGAs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |