ComLSI awarded second US Patent in Active VLSI Packaging (AVP) technology
Mesa, AZ -- June 30, 2008 -- ComLSI announces issuance of its second patent on Active VLSI Packaging and Active Noise Regulation entitled "VOLTAGE DROOP SUPPRESSING CIRCUIT" as US Patent 7378898.
This patent protects circuit technology relating to High-Bandwidth Voltage Regulation that is a key component of active VLSI packaging (AVP) and active noise regulation. Employing a controlled transistor switch between a package capacitor and the chip power grid, the patented invention enables rapid charge transfers and high-bandwidth, low-cost on-package voltage regulation. It is particularly suitable for voltage domains in multi-core nanoprocessors.
When issued, the patent text can be accessed at US Patent #7378898. Further technology information can be provided under a mutual Corporate NDA.
|
Related News
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
- Real Intent Awarded U.S. Patent for Methods and Systems for Correcting X-pessimism in Gate-level Simulation or Emulation
- Nazomi Awarded Second Patent for Its Acceleration Solutions for Java™ Platforms
- Xiphera Receives Its First US Patent
- BrainChip Awarded Latest Patent for Event-Based Pattern Detection
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |