ComLSI awarded second US Patent in Active VLSI Packaging (AVP) technology
Mesa, AZ -- June 30, 2008 -- ComLSI announces issuance of its second patent on Active VLSI Packaging and Active Noise Regulation entitled "VOLTAGE DROOP SUPPRESSING CIRCUIT" as US Patent 7378898.
This patent protects circuit technology relating to High-Bandwidth Voltage Regulation that is a key component of active VLSI packaging (AVP) and active noise regulation. Employing a controlled transistor switch between a package capacitor and the chip power grid, the patented invention enables rapid charge transfers and high-bandwidth, low-cost on-package voltage regulation. It is particularly suitable for voltage domains in multi-core nanoprocessors.
When issued, the patent text can be accessed at US Patent #7378898. Further technology information can be provided under a mutual Corporate NDA.
|
Related News
- BrainChip Awarded US Patent for Accessing Learned Functions in an Intelligent Target Device
- Real Intent Awarded U.S. Patent for Methods and Systems for Correcting X-pessimism in Gate-level Simulation or Emulation
- Nazomi Awarded Second Patent for Its Acceleration Solutions for Java™ Platforms
- Xiphera Receives Its First US Patent
- BrainChip Awarded Latest Patent for Event-Based Pattern Detection
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |