RealChip Licenses Palmchip's CoreFrame® Architecture and QuickConfig[tm] Memory Controller for SOC Integration
| |
|
|
Partnership Aims to Improve Time to Market for Next Generation Communications Chips
SAN JOSE, CA, February 7, 2000 - Palmchip Corporation today announced that RealChip Inc., the leading provider of one-stop custom communications chips, has licensed Palmchip?s CoreFrame® architecture for SOC (system-on-chip) integration and its QuickConfig? memory controller IP (intellectual property). The CoreFrame® architecture provides a processor-independent interconnect structure that simplifies the integration of all forms of IP into a single SOC. The QuickConfig? memory controller features a GUI (graphical user interface) environment that enables the rapid design of a complete memory controller. Palmchip?s architecture enables RealChip to broaden its IP and system integration capabilities to further accelerate the rapid development of complex network-focused SOCs such as high-speed modems and VoIP (voice over Internet protocol) gateways.
"Our customers in the communications arena-providers of VoIP, DSL modems, digital WANs, routers, and information appliances-face deadly time-to-market battles," stated Craig Slayter, president and CEO of RealChip. "One of the reasons they come to us for their next-generation chips is that we can leverage our SOC development know-how and thus decrease their chip development cycles. We selected Palmchip's CoreFrame® architecture because it allows us to more quickly integrate multiple IP blocks for our advanced SOC designs. The architecture lets us easily integrate custom and standard IP blocks, including various processors, and its channel-based structure supports our very high-speed solutions. Palmchip?s memory controller handles one of the toughest problems in complex SOC design: developing a robust memory subsystem that can support the on-chip data bandwidth requirements of a high performance network IC."
"RealChip reviewed other options before choosing our CoreFrame® architecture for its SOC environment," said Jauher Zaidi, president and CEO of Palmchip. "We are excited to see RealChip adopt our architecture and our IP as part of its development strategy. High data throughput applications such as network control are well suited to our technology, and we are confident that we will readily address the needs of RealChip and, in turn, its customers."
Within its total IP portfolio Palmchip provides IP blocks, subsystems such as the QuickConfig? memory controller, complete SOC designs, and turnkey system development. Palmchip also provides embedded firmware, models, test benches and documentation to help speed the development and integration of IP functions into proprietary SOC designs.
The Palmchip CoreFrame® SOC integration architecture is a processor-independent SOC design framework that simplifies interconnections between IP cores in a single-chip design. It enables high-bandwidth interconnects between IP blocks and memory using a channel-based approach that avoids timing bottlenecks caused by complex processor bus-based designs. The channel-based architecture also enables easy system synthesis, timing verification, and testing. The architecture accelerates the SOC design cycle, increases the likelihood of successful first pass silicon, and improves time to market.
The QuickConfigÔ SOC memory controller core integrates several configurable functions: memory controller, arbiter, DMA controller, and processor interface. The controller is compatible with the CoreFrameÒ architecture, providing high bandwidth and low latency. Palmchip?s memory controller supports SDRAM, DRAM, DDRAM, Flash, SRAM and ROM devices, as well as multiple backside host interfaces and memory bank widths. It provides up to 8 DMA (direct memory access) channels and built-in automatic refresh for DRAM devices.
About RealChip
RealChip Inc. is the leading provider of one-stop custom communication chips, specializing in network SOCs. RealChip manages and takes responsibility for total chip design, production, and delivery using manufacturing, EDA, and IP partnerships with leading suppliers. To rapidly and cost effectively deliver complex chips using advanced process technologies, RealChip has extensive expertise and methodology for the integration of IP into SOCs and has specially "kitted" selected IP into communication "Reality Objects? " for plug-and-play into customers' designs. RealChip is headquartered in Sunnyvale, CA (USA) and has a design center in India. Further information can be found at http://www.realchip.com.
About Palmchip
Palmchip is a leader in developing and licensing semiconductor IP for SOCs in embedded applications for mass storage, wireless communications, digital consumer, and networking markets. Palmchip's portfolio includes an array of IP based on its CoreFrameÒ SOC integration architecture. The company offers popular general-purpose and specialized IP blocks and subsystems, "pre-built" FlexiSOCÔ designs for rapid development of application-specific SOCs, and turnkey SOC designs. Palmchip is a privately held company with headquarters in San Jose, CA (USA) and a design services facility in Loveland, CO (USA). It is a member of VSIA and VCX. Visit the web site at http://www.palmchip.com
Palmchip, CoreFrame, and the palm leaf logo are registered trademarks, and FlexiSOC and QuickConfig are trademarks of Palmchip Corporation. RealChip and Reality Objects are trademarks of RealChip Inc. All other trademarks are the property of their respective owner
Related News
- Lucent Technologies Licenses Palmchip's QuickConfig Memory Controller for SOC Designs
- Ericsson Licenses ARM ® Microprocessor Cores for Bluetooth[tm] and Fast Internet Access
- Parthus Licenses NavStream[tm] Platform to ARM Enabling GPS Integration into Next Generation Mobile Phones and Automotive
- AMS selects Simplex'substratestform [tm] for Mixed-signal SOC designs
- Eureka Technology IP Cores Now Available for Altera's ARM®-Based Excalibur[tm] Devices
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |