English
Dolphin Integration announces the availability of the major release of Power Consumption Analyzer SCROOGE 2.0.
Meylan, France -- July 11, 2008 -- As a leading actor of the ever-changing design industry in Microelectronics, DOLPHIN Integration is focused on “Enabling Mixed Signal Systems-on-Chip”. They not only contribute the All-in-One Simulator SMASH, starring VHDL-AMS, but they also provide the crucial IP methods and Virtual Components for high-performance hierarchical design.
SCROOGE is the first EDA solution to provide the capability to analyze hierarchically the total power consumption of your mixed signal SoC. This release of SCROOGE launches the easiest way to perform power consumption analysis thanks to:
- Accurate transient analysis of the peaks on your SoC
- Identification of the most consuming parts without any need for P&R
- Interactive validation and optimization of your power budget
SCROOGE helps you to be perfectly power consumption stingy!
- Avoid SoC oversizing to improve density and speed
- Detect circuit defaults and predict consumption earlier in the flow (before P&R)
- Avoid design iterations with your P&R provider thanks to clock tree emulation available after synthesis
- Save designers' time by providing them with an easily and efficiently usable solution
SCROOGE - powered by SMASH™- is the Ideal Solution for users frustrated by the limitations of spreadsheet based static estimates, pondering how to take the step toward dynamic power estimation.
Already available under Linux, Solaris and Windows.
More information at http://www.dolphin.fr/medal/scrooge/scrooge_overview.php
Download our Seduction option at http://www.dolphin.fr/medal/scrooge/scrooge_download.php
|
||||||
Dolphin Design Hot IP
Related News
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |