Dolphin Integration announces the availability of the major release of Power Consumption Analyzer SCROOGE 2.0.
Meylan, France -- July 11, 2008 -- As a leading actor of the ever-changing design industry in Microelectronics, DOLPHIN Integration is focused on “Enabling Mixed Signal Systems-on-Chip”. They not only contribute the All-in-One Simulator SMASH, starring VHDL-AMS, but they also provide the crucial IP methods and Virtual Components for high-performance hierarchical design.
SCROOGE is the first EDA solution to provide the capability to analyze hierarchically the total power consumption of your mixed signal SoC. This release of SCROOGE launches the easiest way to perform power consumption analysis thanks to:
- Accurate transient analysis of the peaks on your SoC
- Identification of the most consuming parts without any need for P&R
- Interactive validation and optimization of your power budget
SCROOGE helps you to be perfectly power consumption stingy!
- Avoid SoC oversizing to improve density and speed
- Detect circuit defaults and predict consumption earlier in the flow (before P&R)
- Avoid design iterations with your P&R provider thanks to clock tree emulation available after synthesis
- Save designers' time by providing them with an easily and efficiently usable solution
SCROOGE - powered by SMASH™- is the Ideal Solution for users frustrated by the limitations of spreadsheet based static estimates, pondering how to take the step toward dynamic power estimation.
Already available under Linux, Solaris and Windows.
More information at http://www.dolphin.fr/medal/scrooge/scrooge_overview.php
Download our Seduction option at http://www.dolphin.fr/medal/scrooge/scrooge_download.php
|
Dolphin Design Hot IP
Related News
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |