2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
Algotronix adds thermal signaling to IP core DesignTag
(07/18/2008 7:05 AM EDT)
LONDON — Algotronix Ltd. (Edinburgh, Scotland), has added 'thermal signaling' to DesignTag, an active digital circuit element that can be designed-in to ICs and FPGAs and detected through-package by an external scanner.
Algotronix, a consultancy spun out of Xilinx in 1998, has been offering DesignTag for over a year. DesignTag is intended to provide a method of identifying falsely labeled chips and supporting enforcement of IP core and CAD tool license agreements.
DesignTag is a digital core coded with a customer-specific signature that can be identified externally from a working device without needing to read the FPGA bit stream or take the chip out of its package. It works by modulating the power dissipation of the host device by around 5mW which creates small temperature changes which are sensed by a thermocouple and decrypted by the reader software running on a PC.
Single or multiple tags can be present in a single chip and the scanner can read the serial number of each tag and use a separate web-based database to find out about a tagged chip. Security mechanisms allow DesignTag users to control who can detect their tag or to restrict elements of the information stored in the web database.
According to Algotronix the use of wirelessly readable tags would allow providers of IP cores to increase recognition for their work and increase the value of their cores and businesses. At present chip labeling is done in ink at the final stages of manufacture and recognizes the IDM that physically makes the system-chip (SOC) or the maker of the FPGA, but not the IP contributors.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Algotronix Ltd. Hot IP
Related News
- Algotronix launches unique DesignTag system for detecting proprietary intellectual property within an operating chip
- Algotronix to demonstrate its DesignTag Electronic IP labelling technology at the 44th DAC in San Diego
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
- Crypto Quantique adds TRNG to its quantum-derived, side-channel protected PUF hardware IP block
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks