BOPS announces technology evaluation license program for Manarray DSP core family
BOPS ANNOUNCES TECHNOLOGY EVALUATION LICENSE PROGRAM
FOR MANARRAY DSP CORE FAMILY
Santa Clara, California, DesignCon 2000, February 1, 2000 - BOPS, Inc., a leading programmable DSP core provider, announces its Technology Evaluation License program. The program is designed to aid customers with the evaluation of BOPS' high-performance, scalable and reusable DSP cores for high-volume SOC applications.
BOPS' Technology Evaluation License program provides OEMs with the hardware and software tools and engineering support needed to quickly and efficiently complete feasibility studies using BOPS DSP core family.
"Our customers require a quick time to market. On their critical path is the detailed technical evaluation of our ManArray BOPS DSP core family for use in their application. We have tailored the program to quickly and efficiently answer the key critical questions that customer have for their high-volume SOC designs: performance, die size, power consumption and software design," stated Rick Kepple, BOPS' VP of Sales and Marketing.
"The BOPS product line allows customers more choices when they evaluate programmable DSP intellectual property. Generally, most customers evaluating DSP cores or discrete components only have one price/performance choice per instruction set, whereas BOPS customers have a range of instruction-set compatible cores to choose from starting from 64 milli-watts of power consumption to over 100 BOPS of performance," added Kepple.
Price and Availability
The Technology Evaluation Licenses are available now. Price depends on options selected.
BOPS provides DSP intellectual property in the form of software ("soft" or synthesizable) macros. BOPS offers a wide range of "soft" cores to choose from. All are instruction set compatible and use the same hardware and software development tools.
About BOPS, Inc.
BOPS, Inc. is a Palo Alto, California based company that develops and licenses the highest-performance, scalable and reusable DSP cores and world-class compiler and software tool products targeted for high-volume, SOC- based applications for the Internet, multimedia and wireless communications markets. Current licensees include Mitsubishi/VSIS and SiByte.
The ManArray DSP core product family accelerates a SOC manufacturers' time from product concept to high-volume shipment. The ManArray technology has been designed to integrate with MIPS® and ARM™ processor-based SOCs.
For information contact:
Renee Anderson, BOPS, 650 330 8410, renee@bops.com
Georgia Marszalek, BOPS PR Counsel, 650 345 7477, georgia@valleypr.com
www.bops.com
# # #
BOPS is a registered trademark of BOPS, Inc. and ManArray is a trademark of BOPS, Inc.
All other trademarks and registered trademarks are the property of their respective holders.
Reader Service Contact
BOPS, Inc., 101 University Avenue, Suite 410, Palo Alto, CA. 94301
Attention: Rick Kepple, 650 330 8407, rick@bops.com <mailto:rick@bops.com>
Acronyms
BOPS Billions of Operations Per Second
DSP Digital Signal Processing
SOC Systems-on-a-chip
Related News
- BOPS announces new software development kit for its ManArray DSP Core Family
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- New Cadence Tensilica FloatingPoint DSP Family Delivers Scalable Performance for a Broad Range of Compute-Intensive Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |