OKI Turns to Cadence and the Open Verification Methodology (OVM) to Speed Product Development
SAN JOSE, Calif. -- 29 Jul 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that the System Memory Business Division of Oki Electric Industry Co., Ltd. has adopted the Open Verification Methodology (OVM) to improve its verification process and speed development of its consumer-based portable device and computer peripheral device memory controllers. The new methodology streamlined OKI’s verification development leading to the creation of plug-and-play universal verification components (UVCs) for the company’s portable device host protocol, SPI, and memory interfaces using up to 30% less code than previous methods.
The OVM verification environment leveraged elements of OKI’s previous methodology to further reduce verification time and costs. The team also took advantage of the Cadence SimVision object-oriented debug capabilities in the Cadence® Incisive® Enterprise Simulator to identify bugs much earlier in the development process. The proven SystemVerilog-class based library within the OVM was easy to use, allowing the team to get up and running much earlier in the project. Overall the verification environment development time turned out to be far less time consuming and more predictable than OKI’s previous approach.
“Our team found the OVM and the SystemVerilog support in the Incisive Enterprise Simulator to be extremely robust on our production project,” said Hiroyuki Fukuyama, team manager, System Memory Business Division at OKI. “We were able to easily adopt the OVM to develop verification IP, and the expert help from our local Cadence application engineer further shortened our learning curve. We expect to scale our use of the OVM to other project teams in OKI, reducing the time and cost to verify our high-quality products.”
“Our customers require verification methodologies that are open and can scale to the system level and across project teams,” said Ziv Binyamini, corporate vice president at Cadence. “The OVM provides a unique architecture for developing reusable verification components that can address these needs, allowing industry leaders such as OKI to meet their verification closure demands.”
Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows. To download the OVM please go to www.ovmworld.org.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- OKI Network LSI Reduces Test Time 90% by Combining the Open Verification Methodology (OVM) and Cadence Incisive Technologies
- Cadence and Mentor Announce Immediate Availability of the Open Verification Methodology
- Cadence Boosts Engineers' Productivity with Advances in Enterprise Verification Offering
- Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology (OVM)
- Cadence Speeds Systems Development with Automated Transaction-Level Verification
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |