Open Verification Methodology Helps KPIT Cummins Boost Productivity, Shorten Turnaround Time
BANGALORE, India -- July 31, 2008 -- Cadence Design Systems (I) Pvt Ltd., a subsidiary of Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced that KPIT Cummins Infosystems Ltd. has successfully used the class-based Open Verification Methodology (OVM) to develop controller area network (CAN) verification IP for the automotive market. The OVM helped KPIT Cummins improve productivity and overall quality by identifying bugs within a few weeks of adoption, including some deeply embedded functional bugs.
“The OVM provides a robust methodology that is easy to implement and allows teams to ramp up quickly,” said Praveen Acharya, vice president, Semiconductor Solutions, KPIT Cummins Infosystems Ltd. “In addition, Cadence worked closely with us throughout the development cycle to ensure that we met our timelines and productivity goals.”
“In a relatively short period of time the OVM has raised the bar when it comes to verification methodology and IP integration,” said Michal Siwinski, product marketing group director for the Enterprise Verification Group, Cadence Design Systems. “The open source methodology allows leaders in the automotive market like KPIT Cummins to quickly take advantage of advanced verification features to directly address tight schedule demands and monitor overall investment.”
Open Verification Methodology
The Open Verification Methodology, based on IEEE Std. 1800™-2005 SystemVerilog standard, is the first open, language-interoperable, SystemVerilog verification methodology in the industry. It provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology (OVM)
- OKI Network LSI Reduces Test Time 90% by Combining the Open Verification Methodology (OVM) and Cadence Incisive Technologies
- Cadence Boosts Engineers' Productivity with Advances in Enterprise Verification Offering
- Hitachi Reduces Verification Turnaround Time for Mixed-Signal Chip with Cadence Virtuoso AMS Designer
- Cadence Verification IP Significantly Reduces Verification Turnaround Time for ARM AMBA 4 Protocols
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |