BitSim joins Mentor Graphics's Questa Vanguard Program (QVP)
August 7, 2008 -- The Questa Vanguard Program (QVP) extends Mentor Graphics' breadth of design and verification technologies through partnerships with industry-leading companies. BitSim as a QVP partners provides support for advanced verification methods, conversion services, training and consulting based on Mentor Graphics industry leading Questa verification platform. The program was established to bring design and verification engineers world-class product integrations and interoperability to enhance their Questa verification options and build a strong and comprehensive SystemVerilog ecosystem.
“We are delighted to have BitSim join the Questa Vanguard partnership program to enhance each other’s SystemVerilog capabilities,” said Dennis Brophy, Director of Strategic Business Development, Mentor Graphics Corporation. “The combination of Mentor’s advanced verification solutions utilizing SystemVerilog and BitSim’s SystemVerilog verification expertise is a good complement to further accelerate the industry’s move to SystemVerilog.”
Mentor Graphics® is a technology leader in electronic design automation (EDA), providing software and hardware design solutions. Mentor Graphics Questa functional verification solution combining tools, methodology and industry partners to deliver a new level of verification productivity and efficiency to today's design and verification engineers. They can leverage Questa's excellent SystemVerilog implementation to address constrained-random, functional coverage and assertion based verification methods. Over the last 12 month SystemVerilog and SystemVerilog based methodologies like the Open Verification Methodology gained rapid momentum in the verification community.
BitSim invested in people and knowledge and built up a broad set of SystemVerilog expertise. BitSim is now offering SystemVerilog training for customers in Nordic Countries. Additionally we are moving ahead and expanding our current staff of SystemVerilog engineers.
Read more: www.mentor.com/products/fv/partners/qvp.cfm
BitSim is a leading consultant and design house in Sweden focusing on electronic design and embedded SW for Board and Chip development. The company has one of Sweden's largest independent electronics development groups in six offices.
Four key areas are Chip Design, Digital Signal Processing, High-Speed Design, and Video/Graphics. Read more: http://www.bitsim.com/
|
Related News
- eInfochips Supports the Mentor Graphics' Questa(TM) Vanguard Program for AMBA AHB SystemVerilog Verification Component
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- Synopsys Invites Cadence Incisive and Mentor Graphics Questa Users to the Verification FastForward Program
- STMicroelectronics Certifies Mentor Graphics Catapult C Synthesis Libraries and Joins Silicon Vendor Partners Program
- Xiphera joins Microchip Technology's FPGA Design Partner program
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |