MIPS Technologies Announces USB PHY Breakthroughs
MOUNTAIN VIEW, Calif. - August 11, 2008 - MIPS Technologies, Inc. (NasdaqGS: MIPS), a leading provider of industry-standard architectures, processors and analog IP for digital consumer, home networking, wireless, communications and business applications, today introduced the industry's first 40nm USB PHY IP core and first USB-certified 1.8v 45nm USB PHY IP core. These cores enable developers to quickly and confidently integrate USB functionality into their advanced SoCs for a vast number of consumer applications. A leading cellular communications chipset provider will be first to go into production with an SoC that integrates MIPS Technologies' silicon-proven 1.8v 45nm PHY.
According to technology market research firm In-Stat, more than 2.6 billion wired USB-enabled devices were shipped in 2007, penetrating PCs, PC peripherals, consumer electronics, communications, and automobiles. The firm predicts that annual shipment growth of USB-enabled devices through 2012 will be 8.3%.
"With our new USB PHY IP offerings, we continue our strategy of being first to offer proven IP in the most advanced technology nodes, giving our customers early access for next-generation development," said Celio Albuquerque, director of physical connectivity solutions, Analog Business Group, MIPS Technologies. "As USB market growth continues, customers are leveraging our USB IP solutions, including PHYs and controllers, to get to market quickly at the lowest possible cost and the fastest time to integration."
MIPS Technologies' new USB PHY IP cores represent a new generation of USB physical layer architectures using 1.8v or alternatively 2.5v IO devices to deliver the industry's lowest power consumption for 45nm and 40nm SoC designs. Low power, along with a compact, silicon-saving design, makes these IP cores especially well-suited for leading-edge mobile applications. Advanced programmability allows developers to fine-tune the analog parameters of their system for maximum performance results in silicon.MIPS Technologies offers the broadest IP portfolio in the market, with silicon-proven and certified solutions in all major foundries and processes-including half nodes-backed by deep USB expertise and professional engineering support. MIPS Technologies has more than 90 USB PHY IP customers worldwide with more than 200 USB 2.0 PHY instantiations, more than 30 USB 2.0 certified products in mass-production, and more than 200 million high-speed USB chips produced to-date. MIPS Technologies is the first in the market to offer a choice of 2.5v and 1.8v transistors for USB PHYs.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NasdaqGS: MIPS) is the world's second largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS Technologies is the only company that provides a combined portfolio of processors, analog IP and software tools for the embedded market. The company powers some of the world's most popular products for the digital entertainment, home networking, wireless, and portable media markets-including broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Mountain View, California, with offices worldwide. For more information, contact (650) 567-5000 or visit www.mips.com.
|
Related News
- MIPS Technologies Achieves Technical Milestones for USB 2.0 High-Speed PHY IP
- MIPS Technologies Licenses Analog / Mixed-Signal IP to Socle Technology
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |