Altera Endorses Summit Design's Visual IP as the Platform for Delivering Protected Simulation Models for Its IP MegaCore Functions
Altera Endorses Summit Design's Visual IP as the Platform for Delivering Protected Simulation Models for Its IP MegaCore Functions
BEAVERTON, Ore.----Jan. 12, 2000--Summit Design, Inc. today announced that Altera Corporation has selected Visual IP(TM) as the tool for protecting and distributing its MegaCore(TM) simulation models. Visual IP will allow Altera to provide high-performance VHDL and Verilog behavioral models for its catalog of highly parameterizable, reusable megafunctions. Visual IP streamlines intellectual property (IP) evaluation, interface debugging, and integration of IP blocks into designs by allowing engineers to quickly explore, with a high degree of model interactivity, the behavior of the IP using one of a number of supported simulation environments, or working stand-alone.
Altera's MegaCore functions offer a set of IP cores that have been optimized for performance and density. Together with easy to use, GUI-based MegaWizard(TM) Plug-ins, customers have the ability to specify megafunction parameters to meet system requirements. This significantly shortens time to market by eliminating the need for designing custom functions. By using Visual IP, Altera can offer a flow in which megafunction blocks are parameterized and then seamlessly integrated and verified within the end user's design environments. This will improve the evaluation of MegaCore models and facilitate their use throughout Altera's broad customer base.
``With Visual IP, we can now address the need for distributing fully protected versions of the MegaCore functions, while providing essential parameterization and timing capabilities,'' said Justin Cowling, Altera senior IP marketing manager. ``Visual IP will allow us to compile and verify a single model that can be utilized in all our customers' environments, thereby dramatically reducing our maintenance and verification efforts. This will result in a significantly shortened turn-around cycle for delivering our IP technology. We have found both the technology and the business model built around it to best address our needs.''
Visual IP compiles HDL source code, together with pertinent design, verification, and documentation data, into a binary object which provides critical design information such as access to selected internal registers, SDF timing shells, and test. These capabilities meet the needs of MegaCore functions, which are used in complex system architectures in various application areas. ``Altera's set of MegaCore functions is a key technology in the rapidly growing arena of programmable logic integration in complex designs and systems, and provides designers access to state-of-the-art IP functionality and synthesis optimization,'' said Rich Davenport, president and COO of Summit Design. ``We are very pleased to have Altera, with its high visibility in the programmable logic market, as a strategic partner for our Visual IP technology.''
About Altera
Altera Corporation, The Programmable Solutions Company(TM), was founded in 1983 and is a leading supplier of programmable logic devices and associated logic development software tools. Programmable logic devices are semiconductor chips that can be programmed on-site, using software tools that run on personal computers or engineering workstations. User benefits include ease of use, lower risk, and fast time-to-market. Altera's CMOS-based programmable logic devices address high-speed, high-density and low-power applications in the telecommunications, data communications, computer peripheral, and industrial markets. Altera common stock is traded on the Nasdaq Stock Market under the symbol ALTR. More information on Altera can be obtained on the Internet at http://www.altera.com. About Summit Design Summit Design, Inc. is a leading international supplier of engineering software products in the areas of high-level design creation, analysis and verification. The world's top electronics companies use Summit products to increase engineering productivity, reduce development time, and improve the quality of their products. Summit is located at 9305 S.W. Gemini Drive, Beaverton, Ore., 97008; (503) 643-9281; http://www.summit-design.com.
Related News
- Altera's MegaCore<sup><font size=-1>[tm]</font></sup> PCI Functions Ideal for All CompactPCI Applications
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- SiPearl passes a key milestone for Rhea's launch by moving into an accelerated simulation phase with Siemens' Veloce platform
- Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform in Codasip's RISC-V SweRV CORE Support Package Pro
- Intilop Releases Altera's Stratix IV/V FPGA platform with their 16K Concurrent-TCP-Session Hardware Accelerator
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |