English
Transceiver IP core
 |
Transceiver IP core
By
January 6, 2002 (10:42 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011203S0011
LaSer is a is a 10/40-Gbps serial transceiver IP block designed specifically for InfiniBand, SONET, and 10 Gigabit Ethernet chip designs. The IP core is available in quad, octal, and 16-channel configurations. It is currently being implemented in 0.18-ìm, 0.15-μm, and 0.13-μm processes from UMC and other foundries. Leda Systems, www.ledasystems.com
Related News
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Source Photonics Licenses 800G Transceiver Module Designs from Intel
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- LeWiz Open Source LVDS Transceiver Design
- Bluetooth Dual Mode v5.3 RF Transceiver IP Cores in 22nm, 40nm, 55nm is Available for Immediate Licensing for TWS, Audio Chipsets and Automotive Applications
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |