NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Lattice Announces ispLEVER 7.1 Service Pack 1 FPGA Design Tool Suite
Tool Suite Includes New 3rd Party Synthesis and Simulator Versions, Integrated ORCAstra Utility and Concurrent LatticeMico32 Release
HILLSBORO, OR – SEPTEMBER 8, 2008 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Service Pack 1 for Version 7.1 of its ispLEVER® FPGA Design Tool Suite. The release integrates Lattice’s ORCAstra configuration design utility, features Reveal™ Logic Analyzer support on the Linux Operating System, adds new versions of Synopsys’ Synplify® Pro synthesis and Aldec’s Active-HDL™ Lattice Edition simulator, includes support for automotive temperature grade LatticeXP2™ FPGAs and provides the latest LatticeMico32™ embedded open source microprocessor enhancements.
“This ispLEVER service pack adds a wide range of new utilities and updates that are designed to increase engineers’ productivity,” said Tim Schnettler, director of design tools marketing at Lattice. “For example, integration of the ORCAstra configuration interface will accelerate the all important task of real hardware tuning and debug.” Chris Fanning, corporate vice president, enterprise solutions, said, “ispLEVER and our open-source LatticeMico32 microprocessor have numerous improvements included in this release, and their many thousands of users will benefit from the faster, more effective design tools delivered.”
About ORCAstra
The ORCAstra software is a Windows®-based graphical user interface that enables configuration of the operational modes of the LatticeSC™, LatticeSCM™, LatticeECP2™, LatticeECP2M™ and LatticeXP2 FPGA families by programming control bits into on-chip registers. This new ability to explore configuration options quickly without recompiling the FPGA design dramatically speeds design validation. For example, SERDES I/O parameters can be “tuned” interactively in the lab to maximize signal quality and performance. Configurations created in the GUI may be saved to memory and re-loaded for later use. A macro capability supports script-based configuration and testing and the GUI may be used to display system status information in real time.
About the LatticeMico32 Embedded Microprocessor
The LatticeMico32 core is a 32-bit soft microprocessor optimized for Lattice Field Programmable Gate Arrays (FPGAs). Lattice has released the Hardware Description Language (HDL) code for the microprocessor core and various peripheral components generated by the LatticeMico32 System, along with selected tools, in an open source format that provides design visibility, flexibility and portability. The heart of the product is the LatticeMico32 System development tool suite that provides a fast and easy way to implement microprocessor designs from platform definition to software development and debug. This flexible microprocessor platform finds applications in a wide variety of markets including communications, consumer, computing, medical, industrial and automotive.
About the Lattice ispLEVER Design Tool Suite
The ispLEVER Design Tool Suite is the flagship design environment for the latest Lattice FPGA products. It provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more. The ispLEVER software is provided on CD-ROM and DVD for Windows, UNIX or Linux platforms. The ispLEVER suite includes Synopsys Synplify Pro synthesis for all operating systems supported and the Active-HDL Lattice Edition simulator for Windows.
Pricing and Availability
Lattice’s Service Pack 1 for ispLEVER 7.1 for Windows, LINUX and UNIX users is available immediately without charge for customers with active design tool maintenance. The full ispLEVER design tool suite starts at a price of $1295 for the Windows version.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays ( FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products.Lattice continues to deliver "More of the Best" to its customers with comprehensive solutions for system design, including an unequaled portfolio of high-performance, non-volatile, and low-cost FPGAs.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. For more information, visit http://www.latticesemi.com.
|
Related News
- Lattice ispLever 7.0 Service Pack 1 FPGA Design Tool Suite Now Available
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
- Lattice Announces Update to ispLEVER FPGA Design Tool Suite
- Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |