Tokyo Electron Device Announces New TB-OP-FCRAM Evaluation Board Released for Low Power Consumption Memory FCRAM
The evaluation board enables a short-term evaluation of FCRAM in the SoC development
Santa Clara, CA., September 9, 2008- Tokyo Electron Device Limited (TED) has developed the inrevium “TB-OP-FCRAM” evaluation board, for FCRAM developed by Fujitsu Microelectronics Limited (FML). The board facilitates the testing of low-power consumption memory FCRAM in the SoC development by users who develop their own system LSIs. TED targets selling the board for the customers who develop consumer digital product such as digital TV, digital camera and portable media player.
Although DDR2 SDRAM is the current mainstream technology in the DRAM market, its use in digital consumer electronic products requires the mounting of multiple chips to obtain adequate data bandwidth. However, this brings a number of problems including an increase in power consumption due to the termination resistor required and the space of footprint associated with the large package size.
The 256Mbit FCRAM released by FML in June 2008 has 64-bit bus architecture. This means it can operate at a lower frequency while still providing the same data transfer capacity as SDRAM that uses 16 or 32-bit bus. This lower frequency eliminates the need for an external termination resistor and reduces the power consumption by up to about 1W (approximately 70%), compared to two pieces of 16-bit bus width DDR2 SDRAM of equivalent performance.
The inrevium TB-OP-FCRAM includes a Virtex®-5 FPGA XC5VLX50-1FFG676C and 256Mbit FCRAM, and allows users who are developing SoC to perform interface evaluations using FCRAM quickly and at an early stage in the development process. In addition, the board provides not only the standalone evaluation of the FCRAM by using a memory controller design but also the evaluation on massive applications by connecting TED’s inrevium TB-5V-LX330-EX LSI prototype evaluation board. As an accessory, the board also provides a reference design (VerilogHDL) of DFI (DDR PHY Interface) compatible FCRAM memory controller, enables to implement the FCRAM interface easily and seamless migration to SoC.
TB-OP-FCRAM main features:
- FPGA: Xilinx XC5VLX50-1FFG676C
- FCRAM: Fujitsu Microelectronics MB81EDS256545 (1M words x 64 bits x 4 banks)
- Power supply: Linear Technology LTM4606, LTM4615
- Optional expansion I/O: 2 x Samtec 120-pin connectors
- Planned reference designs:
- FCRAM PHY design with DFI support (Verilog HDL)
- DVI interface design (used to connect to TB-5V-LX330-EX)
Pricing and Availability
The inrevium TB-OP-FCRAM is available now, with a price at US$2,980 and available through TED's worldwide distribution partners, HiTech Global Distribution, LLC and Nu Horizons Electronics Corp.
For more product information, visit at: http://www.inrevium.jp/eng/x-fpga-board/fcram.html
Additional Information:
About Tokyo Electron Device
Tokyo Electron Device is an affiliate of Tokyo Electron Limited, one of the world’s leading semiconductor manufacturing equipment suppliers. TED has sold its technology as a specialized electronics trading company inside Japan about 40 years, and now the company is applying its knowledge, technology and service capability to establish its inrevium product line in the global industrial market. For more information on inrevium products, visit the website at www.inrevium.jp/eng/
|
Related News
- Tokyo Electron Device Announces ASIC/LSI Prototyping Board Released Featuring DDR3 SDRAM and LV-DDR2 SDRAM
- Neuromorphic Device with Low Power Consumption
- JEDEC Announces Publication of LPDDR3 Standard for Low Power Memory Devices
- Tokyo Electron Device Announces Spartan-6 PCI Express Grabber Board supporting CameraLink PoCL
- Tokyo Electron Device Announces TB-6V-LX240T, LX365T, LX550T, AND SX475T-PCIEXP Large-Scale PCI Express Gen 2 Evaluation Platforms With Virtex-6 FPGAs
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |