7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Virtual Silicon Announces Xilinx Order for 0.10-Micron IP
Virtual Silicon Announces Xilinx Order for 0.10-Micron IP
SUNNYVALE, Calif.--(BUSINESS WIRE)--Dec. 3, 2001--Virtual Silicon Technology Inc., a leader in semiconductor intellectual property (SIP), today announced that Xilinx, Inc. will use Virtual Silicon Technology SIP products in future 0.10-micron CMOS products.
As part of this multi-year agreement, Virtual Silicon will develop and deliver SIP in test vehicles and production parts, updating the SIP to reflect changes in the 0.10-micron design layout rules and SPICE models as the silicon process matures.
"Through close working relationships with foundries, Virtual Silicon has developed innovative SIP architectures for advanced silicon processes and has provided accurate, industry standard EDA views for their SIP products," said Steve Douglass, director of Product Development at Xilinx. "We have used their SIP in our leading FPGA products with previous process generations with great success. With this agreement, we can further leverage their technology to continue producing the industry's most advanced programmable logic solutions."
"FPGA companies are often the process drivers for the foundries because of their need to be first movers to new process technologies, the rigorous qualification procedures they perform and the tremendous volumes of regularly structured silicon that they consume," said Taylor Scanlon, President and CEO of Virtual Silicon. "Xilinx is clearly the leader in developing the highest capacity programmable products that enable system designers to develop tomorrow's innovative products."
About Virtual Silicon Technology
Virtual Silicon is a leading supplier of semiconductor intellectual property and process technology to manufacturers and designers of complex systems-on-chip (SoC). Headquartered in Sunnyvale, CA, the company provides process-specific embedded components that serve the wireless, networking, graphics, communication and computing markets. Customers include leading fabless semiconductor companies, integrated semiconductor manufacturers, foundries, and SoC developers who demand leading edge technology for their semiconductor innovations. For more information, call (408) 548-2700 or visit Virtual Silicon online at www.virtual-silicon.com
Silicon Ready and Virtual Silicon are trademarks of Virtual Silicon Technology, Inc.
Contact:
Virtual Silicon Technology
John Ford, 408/548-2737
johnf@virtual-silicon.com
or
VitalCom Marketing and PR
Lou Covey, 650/637-8212 x202
lou@vitalcompr.com
Related News
- Virtual Silicon ramping 0.10-micron libraries, IP
- LEDA Systems® Introduces DBA (Direct Bump Access) FlipChip Ready I/O Library For 0.13 and 0.10-micron advanced CMOS processes
- MIPS rolls out faster 64-bit RISC core, promises 1-GHz at 0.10-micron process
- TSMC plans to accelerate 0.10-micron efforts for SoC designs, says chairman
- Artisan Components' Industry-Standard 0.10-Micron Design Platform Now Available For Free Download
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |