Register File with low power retention mode and 3 speed options
Analysts question NXP's survival
(09/24/2008 5:14 AM EDT)
PARIS -- A major restructuring plan announced by NXP BV (Eindhoven, The Netherlands), the chip company formed by a spin-off from Royal Philips Electronics, has left analysts pondering the company's future and dusting off age-old European chip company merger ideas. The plan is expected to cost about $800 million but it is hoped it will save $550 million annually.
At one level the cuts " up to 4,500 people across four manufacturing sites as well as from head office " could be seen as NXP catching up operationally with its fab-lite policy. However, the reasoning given for the cuts " the sell-off of the wireless business unit to STMicroelectronics and a credit crunch bearing down on end markets and financiers alike " left analysts asking whether NXP is at risk of entering a downward spiral where it's decreasing size forces it to sell off more divisions, potentially leading to an ultimate merger.
Away from manufacturing sheer volume may not be so important to margins and profits but dropping out of the world's semiconductor top ten, as NXP has done, has consequences. In an interview with EE Times NXP's CEO Frans van Houten, stated: "Our strategy has not changed but we have to take the consequences of creating the wireless JV as well as the consequences of the weak economy into account. Therefore, we have to make adjustments in our cost base so that we can be profitable again next year."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Analysts question TSMC-Intel JV plan
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- Unleashing Edge AI Potential: Eta Compute's New Collaboration with NXP Semiconductors
- NXP and TSMC to Deliver Industry's First Automotive 16 nm FinFET Embedded MRAM
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions