OKI Network LSI Reduces Test Time 90% by Combining the Open Verification Methodology (OVM) and Cadence Incisive Technologies
SAN JOSE, Calif., 24 Sep 2008 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that OKI Network LSI Co., Ltd., is reporting significant benefits from its use of the Open Verification Methodology (OVM) with Cadence Incisive functional verification technology. Co-developed by Cadence and released last year, the OVM is the first scalable, open, multi-vendor verification methodology for SystemVerilog in the industry.
OKI Network LSI reported numerous benefits from using the OVM, chief among them the ability to use sequences for controlling test scenarios and testbench development. Combining the Incisive coverage-ranking capability with the OVM, OKI Network LSI was able to optimize the test scenarios for simulation, which provided a 90 percent reduction in regression test time. With the OVM, OKI Network LSI believes it can build a highly reusable testbench that would deliver a 50 percent overall project time savings.
OKI Network LSI provides third-party verification services for huge SoCs that contain advanced on-chip buses such as AXI and OCP, and the company believes that advanced verification technology such as the OVM is essential.
"Our clients need a verification solution that can scale for sophisticated System on Chip (SoC) applications," said Takahiro Kobori, senior general manager, LSI Design and Development Division. "The scalable, open, interoperable nature of the OVM makes it ideal for our clients and we found the transition to it has been quite smooth. In particular, the configuration was easy, and the built-in architecture for verification components enabled us to quickly create highly reusable verification IP."
"OKI Network LSI is one of many companies recognizing the benefits of the Open Verification Methodology," said Michal Siwinski, Enterprise Verification group marketing director at Cadence. "The company has discovered that transitioning to the OVM can be a very smooth process that pays dividends quickly."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,100 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- OKI Turns to Cadence and the Open Verification Methodology (OVM) to Speed Product Development
- Cadence Incisive Specman Elite Testbench Reduces Verification Time for Sharp by 50 Percent
- Cadence and Mentor Announce Immediate Availability of the Open Verification Methodology
- Cadence Boosts Engineers' Productivity with Advances in Enterprise Verification Offering
- Hitachi Reduces Verification Turnaround Time for Mixed-Signal Chip with Cadence Virtuoso AMS Designer
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |