English
Sarnoff Europe Releases Silicon-proven ESD Solutions for Advanced Applications in 40nm CMOS
GISTEL, Belgium-- September 29, 2008 -- Sarnoff Europe today announced that it has expanded its TakeCharge® Electrostatic Discharge (ESD) IP portfolio with silicon-proven solutions for the TSMC 40nm G process technology.
Targeted and suitable for the specific design challenges of advanced consumer applications in 40nm, the silicon-proven ESD solutions feature extremely low power consumption (50pA leakage), enable high signal speeds (100fF linear ESD load) and provide high ESD performance for external pins (8kV HDMI).
“Together with the base foundry rules, our specialized complimentary ESD solutions enable product reliability and manufacturing yield for the leading edge applications in the world’s most advanced foundry process,” said Koen Verhaege, Executive Director of Sarnoff Europe. “This defines one of our key roles in the IP eco-system: reducing time-to-market and optimizing customer profit by mitigating the risk, expenses and delays of ESD re-design. This is especially so for the advanced applications such as wireless ultra-wide band, multi-media, mobile, network, game and FPGA applications.”
The Sarnoff proprietary 40nm CMOS ESD solutions are fully qualified for 2,000V Human Body Model (HBM), 200V Machine Model (MM), and solid (500V) Charged Device Model (CDM) robustness even for the most demanding applications. The solutions are available today. A GDSII library of clamps can be delivered off-the-shelf, or tailored to customer specifications. A complete TakeCharge Design Kit will be available for IO developers and IP integrators for SOC-NOC designs by October 31, 2008.
Sarnoff Europe strives to have silicon-proven ESD solutions available very early in the life cycle of each new leading process. As such, IC innovators can avoid the ESD hurdles and focus entirely on their individual design challenges and novel applications. More than 450 volume production ICs to date testify to the quality and versatility of the advanced ESD solutions provided by Sarnoff Europe.
About Sarnoff Europe
Sarnoff Europe headquartered in Gistel, Belgium, is a subsidiary company of Sarnoff Corporation – founded in 1942 as the RCA Laboratories. Sarnoff Europe assumes worldwide responsibility for the development and commercialization of Sarnoff’s TakeCharge® on-chip ESD protection IP.
Targeted and suitable for the specific design challenges of advanced consumer applications in 40nm, the silicon-proven ESD solutions feature extremely low power consumption (50pA leakage), enable high signal speeds (100fF linear ESD load) and provide high ESD performance for external pins (8kV HDMI).
“Together with the base foundry rules, our specialized complimentary ESD solutions enable product reliability and manufacturing yield for the leading edge applications in the world’s most advanced foundry process,” said Koen Verhaege, Executive Director of Sarnoff Europe. “This defines one of our key roles in the IP eco-system: reducing time-to-market and optimizing customer profit by mitigating the risk, expenses and delays of ESD re-design. This is especially so for the advanced applications such as wireless ultra-wide band, multi-media, mobile, network, game and FPGA applications.”
The Sarnoff proprietary 40nm CMOS ESD solutions are fully qualified for 2,000V Human Body Model (HBM), 200V Machine Model (MM), and solid (500V) Charged Device Model (CDM) robustness even for the most demanding applications. The solutions are available today. A GDSII library of clamps can be delivered off-the-shelf, or tailored to customer specifications. A complete TakeCharge Design Kit will be available for IO developers and IP integrators for SOC-NOC designs by October 31, 2008.
Sarnoff Europe strives to have silicon-proven ESD solutions available very early in the life cycle of each new leading process. As such, IC innovators can avoid the ESD hurdles and focus entirely on their individual design challenges and novel applications. More than 450 volume production ICs to date testify to the quality and versatility of the advanced ESD solutions provided by Sarnoff Europe.
About Sarnoff Europe
Sarnoff Europe headquartered in Gistel, Belgium, is a subsidiary company of Sarnoff Corporation – founded in 1942 as the RCA Laboratories. Sarnoff Europe assumes worldwide responsibility for the development and commercialization of Sarnoff’s TakeCharge® on-chip ESD protection IP.
|
||||||
Related News
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
- T2M-IP Announces Silicon-Proven MIPI D-PHY v2.5 Tx and DSI-2 Tx Controller Low-Power, Cost-Effective IP Cores Solutions for Advanced SoCs
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- T2M is excited to announce the successful licensing of our partner's Silicon-Proven 1G Ethernet PHY IP Cores on a Tier-1 Foundry in Korea, using the advanced 14LPP process, in collaboration with a leading Tier-1 Korean customer
- Unlock seamless video transmission between graphics adapters and LCD displays with readily licensable, silicon-proven LVDS IP cores tailored for the advanced 22FDX process node
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
|
E-mail This Article | 
|
|
Printer-Friendly Page |