MIPS Technologies Awarded Best IP Title at IP Conference in Grenoble
MIPS Technologies Awarded Best IP Title at IP Conference in Grenoble
GRENOBLE, France, Dec. 20 -- MIPS Technologies, Inc. (Nasdaq: MIPS), the leading provider of embedded processor IP (intellectual property), was presented with ``The Best IP'' award at the International Workshop on IP-based Synthesis and System Design that was held in Grenoble, France. Jens Kjelsbak, Director and General Manager of MIPS Technologies' Denmark Development Center, presented a paper at the annual gathering of leaders of the IP industry, organized by the Institute National Polytechnique de Grenoble, describing the design methodology of MIPS Technologies' high performance, SOC ready designs for IP re-use.
Professor Gabriele Saucier, the organizer of the conference said, ``The mission of this conference is to gather high-level specialists involved in the IP-based design area to discuss important trends in the industry. One of the key topics this year was the growing importance of IP reuse methodology. This conference provides a forum for peer-to-peer discussions that lead to efficient utilization, creation and reuse of IP. MIPS Technologies demonstrates outstanding innovation in the design creation of reusable processor technology and we are proud to present them with this award for their achievements and industry leadership.''
MIPS Technologies is designing quality into its high performance IP (intellectual property) to ensure reliability and ease of integration into complex SOC designs. ``Reusability is one of the most critical elements of a system on a chip which needs to be designed into the very first stages of engineering,'' Kjelsbak explained. ``Designers have to rely on the processor core to work the first time, because without it, they cannot debug the rest of the design. MIPS Technologies' synthesizable cores are designed to work with our customers' familiar tools so that the entire SOC can be bug-free with quick and easy integration into a variety of applications.''
MIPS Technologies' design methodology has helped to proliferate the MIPS® architecture throughout the embedded and consumer market. The MIPS architecture is quickly becoming the industry standard in digital consumer products. MIPS-based(TM) processors have captured more than 70 percent of the digital entertainment market (according to Semico Research) that includes cable, satellite and Internet-enabled set-top boxes, game consoles, handheld PCs, personal video recorders and other TV-based digital entertainment products.
Today's sexy, Internet-enabled, feature-rich consumer products require powerful, affordable processors. The high performance, tiny die size and low power consumption of MIPS-based processors have removed the barriers (of cost and die size) enabling OEMs to pack powerful 64-bit processors into consumer devices such as Sony's Playstation and Aibo entertainment robot dog, Microsoft's Web TV, General Instruments' DCT5000+ Set Top Box, and a myriad of Windows® CE based palm sized PCs.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. is the world's primary architect of embedded 32- and 64-bit RISC processors. The company drives the broadest architectural alliance that is delivering, 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor manufacturing companies, ASIC developers and system OEMs. MIPS Technologies, Inc. and licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products.
Licensees currently include: Alchemy Microprocessor Design Group; ATI Technologies Inc.; Broadcom Corporation; Chartered Semiconductor Manufacturing; CommQuest (IBM); ESS Technologies, Inc.; General Instrument; Integrated Device Technology, Inc. (IDT); Lara Technology; LSI Logic Corporation; Macronix; NEC Corporation; NKK Corporation; Philips Semiconductors; Quantum Effect Devices (QED); SandCraft, Inc.; Sony Corporation; SiByte, Inc.; Synova; Texas Instruments Incorporated and Toshiba Corporation. Numerous companies utilise MIPS-based(TM) intellectual property. MIPS Technologies, Inc. is based in Mountain View, California and can be reached at 650-567-5000 or http://www.mips.com.
NOTE: MIPS is a registered trademark, MIPS IV, MIPS32, MIPS64 and MIPS-based are trademarks of MIPS Technologies, Inc. All other trademarks are the property of their respective companies.
Please direct sales inquiries to: Martin Kingdom, MIPS Denmark Development Center, MIPS Technologies International AG, Lautrupvang 2B, DK-2750 Ballerup, Denmark. Tel +45-4486-5570 Fax +45-44-86-55-56 Email eurosales@mips.com.
Related News
- Mobiveil awarded the best electronic design startup in the Embedded/VLSI area
- Evatronix to Discuss Digital and Mixed Signal IP Design Issues at the IP-SoC 2010 Conference in Grenoble
- Arasan Announces Its participatioin the Annual IP & ESC Conference in Grenoble, France
- MIPS Technologies to Take Part in Panel Discussions at IP 08 Conference
- MIPS Technologies Announces Preliminary Second Quarter Revenue Results and Q2 Fiscal 2008 Conference Call Date
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |