English
SMIC tips 40-nm, enters 32-nm talks with IBM
Mark LaPedus, EE Times
(10/03/2008 4:02 PM EDT)
SANTA CLARA, Calif. -- Chinese foundry vendor Semiconductor Manufacturing International Corp. (SMIC) here outlined its process roadmap, tipping its 45- and 40-nm technology for delivery in 2009.
The Shanghai-based firm also hopes to develop a 32-nm process by 2011 and said it is ''engaged'' in talks to license IBM Corp.'s 32-nm technology. SMIC did not elaborate.
Until the 65-nm node, SMIC developed its own technology in-house. Rather than developing its own and costly 45-nm process, SMIC late last year licensed its 45-nm process from IBM.
(10/03/2008 4:02 PM EDT)
SANTA CLARA, Calif. -- Chinese foundry vendor Semiconductor Manufacturing International Corp. (SMIC) here outlined its process roadmap, tipping its 45- and 40-nm technology for delivery in 2009.
The Shanghai-based firm also hopes to develop a 32-nm process by 2011 and said it is ''engaged'' in talks to license IBM Corp.'s 32-nm technology. SMIC did not elaborate.
Until the 65-nm node, SMIC developed its own technology in-house. Rather than developing its own and costly 45-nm process, SMIC late last year licensed its 45-nm process from IBM.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
SMIC Hot IP
Related News
- Synopsys and SMIC Announce DesignWare IP for 40-nm Low-Leakage Process
- Brite Semiconductor Achieves First-Pass Silicon Success with SMIC's 40nm Process
- Synopsys and SMIC Team to Deliver Proven SoC Design Solution for 65-nm to 40-nm Process Nodes
- Brite Semiconductor, Naneng Microelectronics and Corigine Collaborate to Release Complete USB 3.0 IP Solution
- Synopsys and TSMC Collaborate to Develop DesignWare Foundation IP for Low-Power TSMC 40-nm eFlash Processes
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models