VIASIC's Place and Route technology Chosen by Achronix semiconductor
RESEARCH TRIANGLE PARK, N.C. – Oct. 7, 2008 – ViASIC Inc., an electronic design automation (EDA) company with breakthrough tools, IP and services for reconfigurable semiconductor fabrics, today announced that Achronix Semiconductor Corp. selected ViASIC’s ViaPath™ place and route software for use in its Achronix CAD environment (ACE). ViASIC believes ViaPath is the only commercially available tool that can perform optimization, placement and routing for standard metal (one-mask or two-mask) programmable designs. The principles used in ViaPath are equally effective for structured ASICs and synchronous or asynchronous RAM-based FPGAs, resulting in a correct-by-construction finished IC design that meets all design closure requirements.
Achronix and ViASIC worked closely together to modify and integrate ViaPath’s place and route code base for use in ACE. ACE is the Achronix design environment for its recently announced Speedster 1.5 GHz FPGA family.
According to Raymond Nijssen, chief software architect at Achronix Semiconductor, “To enable the world’s fastest FPGAs we looked for an EDA partner we could rely on to deliver place and route capabilities as early as possible in our software development cycle. Our close collaboration in adapting the underlying engines and algorithms of ViaPath for Speedster has resulted in a powerful development tool. ViASIC exceeded our expectations.”
Mark Goode, president and CEO of ViASIC, said, “We were honored to work hand-in-hand with Achronix as part of its development team and contribute our knowledge of configurable silicon products. And we were pleased to provide the P&R backbone that became an integral part of the Achronix software tool suite. We congratulate Achronix on its innovation in bringing the Speedster family to market, and feel proud to be a part of that effort.”
About ViASIC
ViASIC Inc. supplies proven electronic design automation (EDA) tools, IP and services that leverage configurable semiconductor fabrics to slash mask costs by up to 95% compared to a standard ASIC design approach, and reduce design time and risk. Its patented solutions, both with and without SRAM, let ASSP providers, product designers, test chip designers and others in commercial and radiation-hardened applications start manufacturing before the design is fully completed, and debug silicon far earlier in the design flow, speeding time to market. Founded in 2000, ViASIC is headquartered in Durham N.C. For more information about ViASIC and its products and services, visit www.viasic.com.
|
Related News
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Achronix Finalist for the Global Semiconductor Alliance's 2018 Most Respected Private Semiconductor Company Award
- Achronix Semiconductor Announces 1.93 GHz 90nm ''ULTRA'' FPGA Prototype First Silicon Success
- Deltronic Security AB has Chosen Nordic Semiconductor ASA's RF-Technology for their Wireless Smoke Alarms
- Achronix and BigCat Wireless Collaborate to Deliver Unprecedented Power Efficiency and Performance for 5G/6G Wireless Applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |