English
VIASIC's Place and Route technology Chosen by Achronix semiconductor
Technology used as Place & Route functionality for Achronix CAD Environment
RESEARCH TRIANGLE PARK, N.C. – Oct. 7, 2008 – ViASIC Inc., an electronic design automation (EDA) company with breakthrough tools, IP and services for reconfigurable semiconductor fabrics, today announced that Achronix Semiconductor Corp. selected ViASIC’s ViaPath™ place and route software for use in its Achronix CAD environment (ACE). ViASIC believes ViaPath is the only commercially available tool that can perform optimization, placement and routing for standard metal (one-mask or two-mask) programmable designs. The principles used in ViaPath are equally effective for structured ASICs and synchronous or asynchronous RAM-based FPGAs, resulting in a correct-by-construction finished IC design that meets all design closure requirements.
Achronix and ViASIC worked closely together to modify and integrate ViaPath’s place and route code base for use in ACE. ACE is the Achronix design environment for its recently announced Speedster 1.5 GHz FPGA family.
According to Raymond Nijssen, chief software architect at Achronix Semiconductor, “To enable the world’s fastest FPGAs we looked for an EDA partner we could rely on to deliver place and route capabilities as early as possible in our software development cycle. Our close collaboration in adapting the underlying engines and algorithms of ViaPath for Speedster has resulted in a powerful development tool. ViASIC exceeded our expectations.”
Mark Goode, president and CEO of ViASIC, said, “We were honored to work hand-in-hand with Achronix as part of its development team and contribute our knowledge of configurable silicon products. And we were pleased to provide the P&R backbone that became an integral part of the Achronix software tool suite. We congratulate Achronix on its innovation in bringing the Speedster family to market, and feel proud to be a part of that effort.”
About ViASIC
ViASIC Inc. supplies proven electronic design automation (EDA) tools, IP and services that leverage configurable semiconductor fabrics to slash mask costs by up to 95% compared to a standard ASIC design approach, and reduce design time and risk. Its patented solutions, both with and without SRAM, let ASSP providers, product designers, test chip designers and others in commercial and radiation-hardened applications start manufacturing before the design is fully completed, and debug silicon far earlier in the design flow, speeding time to market. Founded in 2000, ViASIC is headquartered in Durham N.C. For more information about ViASIC and its products and services, visit www.viasic.com.
RESEARCH TRIANGLE PARK, N.C. – Oct. 7, 2008 – ViASIC Inc., an electronic design automation (EDA) company with breakthrough tools, IP and services for reconfigurable semiconductor fabrics, today announced that Achronix Semiconductor Corp. selected ViASIC’s ViaPath™ place and route software for use in its Achronix CAD environment (ACE). ViASIC believes ViaPath is the only commercially available tool that can perform optimization, placement and routing for standard metal (one-mask or two-mask) programmable designs. The principles used in ViaPath are equally effective for structured ASICs and synchronous or asynchronous RAM-based FPGAs, resulting in a correct-by-construction finished IC design that meets all design closure requirements.
Achronix and ViASIC worked closely together to modify and integrate ViaPath’s place and route code base for use in ACE. ACE is the Achronix design environment for its recently announced Speedster 1.5 GHz FPGA family.
According to Raymond Nijssen, chief software architect at Achronix Semiconductor, “To enable the world’s fastest FPGAs we looked for an EDA partner we could rely on to deliver place and route capabilities as early as possible in our software development cycle. Our close collaboration in adapting the underlying engines and algorithms of ViaPath for Speedster has resulted in a powerful development tool. ViASIC exceeded our expectations.”
Mark Goode, president and CEO of ViASIC, said, “We were honored to work hand-in-hand with Achronix as part of its development team and contribute our knowledge of configurable silicon products. And we were pleased to provide the P&R backbone that became an integral part of the Achronix software tool suite. We congratulate Achronix on its innovation in bringing the Speedster family to market, and feel proud to be a part of that effort.”
About ViASIC
ViASIC Inc. supplies proven electronic design automation (EDA) tools, IP and services that leverage configurable semiconductor fabrics to slash mask costs by up to 95% compared to a standard ASIC design approach, and reduce design time and risk. Its patented solutions, both with and without SRAM, let ASSP providers, product designers, test chip designers and others in commercial and radiation-hardened applications start manufacturing before the design is fully completed, and debug silicon far earlier in the design flow, speeding time to market. Founded in 2000, ViASIC is headquartered in Durham N.C. For more information about ViASIC and its products and services, visit www.viasic.com.
|
||||||
Related News
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Achronix Finalist for the Global Semiconductor Alliance's 2018 Most Respected Private Semiconductor Company Award
- Achronix Semiconductor Announces 1.93 GHz 90nm ''ULTRA'' FPGA Prototype First Silicon Success
- Deltronic Security AB has Chosen Nordic Semiconductor ASA's RF-Technology for their Wireless Smoke Alarms
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
|
E-mail This Article | 
|
|
Printer-Friendly Page |