IMEC presents scalable architecture for flexible forward error correction
Leuven, Belgium – October 16, 2008 – IMEC has developed an innovative architecture for flexible forward error correction (FEC). The solution targets data transmission applications that need to combine flexibility, high throughput, and low power consumption. Examples are future wireless terminals and optical storage. IMEC’s FEC enables, on one processor, the turbo- and LDPC decoding of major communication standards. The technology is available for the industry either through a soft IP transfer, or through joint R&D projects.
IMEC’s FEC solution supports both turbo- and LDPC coding, including multi-channel operation over different modes. It is the world’s first application-specific integrated processor (ASIP) for flexible FEC enabling both turbo- and LDPC coding for 3rd generation mobile phones (3GPP-LTE), wireless networks (IEEE802.11n, IEEE802.16(e)) and television broadcasting (DVB-S2/T2, GB20600). Support for other convolutional turbo- or LDPC codes can be enabled through assembly programming. A combined multiprocessor and ultra-wide SIMD (single instruction, multiple data) approach achieves scalability, high throughput and high energy efficiency.
The preliminary estimates for throughput and energy consumption show that IMEC’s FEC solution is competitive with solutions that separate turbo and LDPC decoding on dedicated hardware. The throughput that is achieved is between 0.07 and 1.25Mbps/MHz, with efficiencies from 0.3 to 0.5nJ/bit/iter in turbo mode and 0.08 to 0.1nJ/bit/iter in LDPC mode. The silicon area used by the flexible solution is comparable to the sum of multiple dedicated solutions.
The new flexible FEC fits in IMEC’s research strategy to design flexible components for data transmission. These are targeted at, amongst others, future mobile terminals; they combine high throughput, low power consumption, and a small footprint. Other IMEC components that follow this vision are a flexible RF transceiver and a flexible baseband chip. IMEC invites partners to collaborate in this research through its joint research programs. Industrial players can also profit from IMEC’s research by licensing the components.
FEC is used in all digital transmitters and receivers to ensure that the digital message is sent free of errors. When the transmitter sends a message, it encodes the bit stream, adding redundant data. These allow the receiver to detect and correct errors - within some bounds - without asking the transmitter for additional data. State-of-the-art FEC mainly uses 2 methods of FEC coding: turbo codes and LDPC codes. These are popular because they allow high-speed FEC encoding and decoding. But turbo codes and LDPC codes are complex, and decoding them puts a heavy computational load on the receiver. Therefore, until recently, FEC decoders for the different FEC methods were implemented as dedicated hardware blocks, focusing on minimum power consumption and area, and thereby sacrificing flexibility.
About IMEC
IMEC is a world-leading independent research center in nanoelectronics and nanotechnology. IMEC vzw is headquartered in Leuven, Belgium, has a sister company in the Netherlands, IMEC-NL, offices in the US, China and Taiwan, and representatives in Japan. Its staff of more than 1600 people includes more than 500 industrial residents and guest researchers. In 2007, its revenue (P&L) was EUR 244.5 million.IMEC’s More Moore research aims at semiconductor scaling towards sub-32nm nodes. With its More than Moore research, IMEC looks into technologies for nomadic embedded systems, wireless autonomous transducer solutions, biomedical electronics, photovoltaics, organic electronics and GaN power electronics.
IMEC’s research bridges the gap between fundamental research at universities and technology development in industry. Its unique balance of processing and system know-how, intellectual property portfolio, state-of-the-art infrastructure and its strong network worldwide position IMEC as a key partner for shaping technologies for future systems.
Further information on IMEC can be found at www.imec.be.
|
Related News
- IP Cores, Inc. Ships a High-Speed Forward Error Correction (FEC) IP Core
- Vitesse's New Forward Error Correction Technology Accelerates Migration to 100G
- ViaSat Announces New 100G Optical Transport Forward Error Correction (FEC) Products and Digital Signal Processing Services
- Xilinx enables flexible and low cost forward error correction solutions with IP cores optimized for Spartan-IIE FPGAs
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |