MoSys 1T-SRAM Embedded Memory Technology Meets TSMC 90 Nanometer eDRAM Process Standards
TSMC's IP Alliance includes a quality management program that requires IP cores to demonstrate manufacturability and functionality. MoSys' 1T-SRAM memory macros have been tested and verified to Levels III and IV, including full characterization of seven-corner split wafer lots and full high temperature operating life (HTOL) testing on three distinct wafer lots.
"We are pleased to reach this important milestone in which MoSys' patented technologies were successfully incorporated into SoC designs fabricated using TSMC's 90 nm advanced processes," said Len Perham, President and Chief Executive Officer of MoSys. "By leveraging the extensive testing and stressing performed to reach TSMC Level III and IV compliance, MoSys can now more clearly demonstrate the reliability of MoSys' 1T-SRAM memories."
About MoSys, Inc.
Founded in 1991, MoSys (NASDAQ: MOSY), develops, markets and licenses innovative embedded memory and analog/mixed-signal intellectual property (IP) technologies for advanced SoCs used in a variety of home entertainment, mobile consumer, networking and storage applications. MoSys' patented 1T-SRAM and 1T-FLASH technologies offer a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. MoSys' advanced analog/mixed-signal technologies include a highly integrated Blu-ray DVD front-end and Gigabit Ethernet. MoSys' embedded memory IP has been included in more than 160 million devices demonstrating silicon-proven manufacturability in a wide range of processes and applications. MoSys is headquartered at 755 N. Mathilda Avenue, Sunnyvale, California 94085. More information is available on MoSys' website at http://www.mosys.com.
|
Related News
- MoSys' 1T-SRAM embedded memory silicon-verified on 90-nanometer process
- MOSYS' 1T-SRAM Embedded memory verified on TSMC's Embedded Flash process
- MoSys and TSMC Extend 1T-SRAM Embedded Memory Licensing Agreement
- MoSys And TSMC Extend Collaboration Agreement To 90-Nanometer-Based 1T-SRAM
- ARM Announces First Production-Ready DDR1 And DDR2 Memory Interface IP On TSMC 90-Nanometer Process
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |