English
Lucent Technologies Licenses Palmchip's QuickConfig Memory Controller for SOC Designs
Lucent Technologies Licenses Palmchip's QuickConfig Memory Controller for SOC Designs
SAN JOSE, CA, and ALLENTOWN, PA, December 8, 1999 - Palmchip Corporation today announced that Lucent Technologies, Inc. (NYSE:LU) has licensed Palmchip's QuickConfig(TM) memory controller for its SOC (system-on-chip) design activities. Palmchip introduced the QuickConfig memory controller to its growing family of SIP (semiconductor intellectual property) in June 1999. It features a web-based integrated GUI (graphical user interface) environment. The GUI enables a designer to rapidly configure a complete memory controller, thereby freeing up substantial engineering resources to help drive faster completion of an SOC. The licensing agreement allows Lucent to integrate Palmchip's QuickConfig memory controller into a multitude of ASIC and ASSP configurations for applications such as mass storage, networking, wireless, handheld devices, multimedia and Internet appliances.
"We were looking for a memory controller that could be easily integrated into a multitude of SOC designs. Palmchip is a leader in synthesizable peripheral logic, and the QuickConfig memory controller offers the easiest and fastest way to implement a direct interface to external memory devices," said Lynn Ditty, general manager of voice over IP at Lucent Microelectronics. "Since Palmchip's solution is highly configurable and parameterizable, we were able to configure our initial design in one day. Palmchip provided the ?drop-in' solution we were looking for."
"We are pleased that Lucent, a world-leading SOC company, has chosen our QuickConfig solution for its advanced memory controller requirements," said Mike Calise, Palmchip's Vice President of Worldwide Sales and Business Development. "Lucent needed fast design time, easy integration and design re-usability for its memory subsystem. Our solution allowed Lucent to quickly design the configuration needed to meet the end customer's aggressive schedule requirement."
Features of the QuickConfig Memory Controller
The QuickConfig SOC memory controller core integrates several configurable functions: memory controller, arbiter, DMA controller, and processor interface. The controller is compatible with Palmchip's channel-based CoreFrame architecture, providing high bandwidth and low latency. Palmchip's memory controller supports SDRAM, DRAM, Flash, SRAM and ROM devices, as well as multiple backside host interfaces and memory bank widths. It provides up to 8 DMA (direct memory access) channels and built-in automatic refresh for DRAM devices.
About Lucent
Lucent Technologies, headquartered in Murray Hill, New Jersey (USA), designs, builds and delivers a wide range of public and private networks, communications systems and software, data networking systems, business telephone systems and microelectronic components. For more information on Lucent Technologies, visit the corporate web site at http://www.lucent.com.
About Palmchip
Palmchip develops and licenses semiconductor IP (intellectual property) for embedded ICs used in mass storage, wireless communications, digital consumer, and networking applications. Palmchip's portfolio includes an array of IP based on its CoreFrame? interconnect architecture for SOC integration. The company offers IP blocks and subsystems, FlexiSOC designs for rapid development of complex SOCs, and full-service "chipless ASIC" production. Palmchip is a privately held company based in San Jose, California (USA) and is a member of the Virtual Socket Interface Alliance. Visit the web site at http://www.palmchip.com.
Palmchip, CoreFrame, and the palm leaf logo are registered trademarks, and FlexiSOC and QuickConfig are trademarks of Palmchip Corporation.
Editorial Contacts:
Palmchip Corp.
Melissa Jones, VP of Marketing
(408) 487-9661
mjones@palmchip.com
Cain Communications, Inc.
Sylvia Tam
(408) 341-8974
sylvia-tam@caincomm.com
Lucent Technologies, Inc.
Samantha Baxter
(908) 508-8225
sambaxter@lucent.com
Related News
- RealChip Licenses Palmchip's CoreFrame<sup>®</sup> Architecture and QuickConfig[tm] Memory Controller for SOC Integration
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
- OPENEDGES' Memory Subsystem IP - DDR Controller & NoC interconnect licensed for high end 4K multimedia SoC
- eASIC Licenses Mobiveil's Universal Multiport Memory Controller IP
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
|
E-mail This Article | 
|
|
Printer-Friendly Page |