Mentor Graphics Broadens Support of OVM Compliant Verification IP for IEEE802.3-2005 Gigabit Ethernet-based Designs
Using Questa MVCs, electronic systems companies can reduce the development effort for verification environments required to validate and verify System-on-Chip (SoC) designs integrating high-speed Gigabit networking. All applications that require high bandwidth delivered by 10Gigabit Ethernet products, including high-performance computing grids and server virtualization and internet protocol television, benefit from using the Questa MVC solution. 10M/100M and 1Gigabit applications are also supported by the Questa MVC solution.
The complexity of today’s SoC verification environments often require designers to spend valuable time building, validating and verifying multiple and usually incompatible Gigabit Ethernet verification IP to support system-level, TLM-level and RTL-level verification. This lack of consistency prevents teams from easily moving between abstraction levels and maximizing verification effectiveness. By leveraging support for critical industry standards such as IEEE802.3-2005 Gigabit Ethernet, SystemVerilog and the Open Verification Methodology (OVM) with the MVC’s unique multi- view technology, designers can connect any level of abstraction from system to gate; integrated causality debug and analysis between abstractions; and compatibility with the Questa Verification Management solution – ensures consistent model behavior, fast error resolution and gives the verification team more options to improve performance and increase coverage.
The Questa Functional Verification Platform - The Recognized Leading Solution for SystemVerilog
The Questa functional verification platform delivers the most comprehensive verification and management solution in the industry with support for all standard design and verification languages. Integrating all capabilities required for advanced functional verification of System-On-Chip (SoC) designs including constraint-solving, assertion checking, functional coverage, silicon-effects for low power and RTL/TLM debugging. In addition, the Questa platform is extended with Questa Multi-View Verification Components (MVC), Questa assertions and monitors Verification Library (QVL), the Open Verification Methodology (OVM), Questa Codelink™, and Questa Verification Management (VM), allowing the Questa platform to deliver a significant reduction in effort, cost and time for the validation and verification of the most demanding SoC designs.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- New Software for Mentor Graphics Questa Platform Enables Early Verification of IEEE 1149.1-2013 Compliant IP and On-Chip Instruments
- Mentor Graphics Releases 0-In CDC Version 3.0 to Support Verification Needs of Larger, More Complex Designs
- Mentor Graphics Offers Co-Verification Model Support for ARCtangent User-Customizable RISC/DSP Designs
- IEEE Standards Association Announces IEEE 802.3 Projects to Meet Industry Demands for Higher Ethernet Speeds
- Imagination and Mentor Graphics collaborate to speed verification of MIPS-based designs with Veloce and Codelink
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |