Synopsys Announces Availability of DesignWare SATA PHY IP in SMIC 130-nm Process Technology
Complete, Silicon-proven SATA IP Solution Consisting of Digital Controllers, PHY and Verification IP Lowers Risk and Speeds Time-to-market for SoC Designs
MOUNTAIN VIEW, Calif. -- Oct. 30, 2008 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced the immediate availability of the silicon-proven DesignWare® SATA PHY IP for SMIC's popular 130 nanometer (nm) process technology, for use in host and device applications such as mobile internet devices, set-top boxes, solid state drives and optical disk drives. As a leading provider of connectivity IP, Synopsys has expanded the SATA IP portfolio by introducing the SATA PHY IP for the SMIC 130-nm technology, therefore enabling a comprehensive SATA solution, which also includes the AHCI host and device digital controllers as well as verification IP. Accessing all the IP from one provider allows designers to lower the risk and cost of integrating SATA interfaces into their high-performance system-on-chip (SoC) designs.
The DesignWare SATA PHY IP substantially exceeds the SATA electrical specification in areas such as jitter, margin and receive sensitivity, thus delivering a robust design without sacrificing performance. The advanced built-in diagnostic capabilities provide customers with an on-chip sampling scope for quick debug of the PHY without the need for expensive test equipment. The PHY also comes with ATE test vectors which enable at-speed production testing of the PHY. Additionally, the DesignWare SATA PHY IP relies exclusively on standard digital CMOS process technology and does not require special process options, which results in significant manufacturing cost reduction and ease of integration into a SoC.
"As an established IP supplier, Synopsys provides chip designers with high-quality IP solutions that offer a wealth of advanced features, combined with excellent technical support," said Paul OuYang, vice president of SMIC marketing and sales. "Having Synopsys' silicon-proven IP available in the SMIC 130-nm manufacturing process technology enables designers to quickly achieve time-to-market goals for their high-performance storage applications and then ramp into volume production."
"With the release of the DesignWare SATA PHY IP designed for SMIC 130-nm technology, Synopsys continues to provide designers with the IP they need in the required foundry process," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "Synopsys is addressing key concerns that our customers are facing today by characterizing the PHY to help ensure it meets and exceeds the SATA specification and passes SATA-IO compliance, thereby providing customers confidence that our PHY is fully interoperable with other SATA products."
Availability
The DesignWare SATA PHY IP in SMIC's 130-nm process technology is available now. The comprehensive SATA IP solution including the AHCI host and device controllers, PHY and verification IP is also available now. For more information, visit: http://www.synopsys.com/sata_solutions/
About DesignWare IP
Synopsys offers a broad portfolio of high-quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As a leading provider of connectivity IP, Synopsys delivers the industry's most comprehensive solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction level models to build virtual platforms for rapid, pre-silicon development of software. When combined with a robust IP development methodology, extensive investment in quality and comprehensive technical support, DesignWare IP enables designers to accelerate time-to- market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to- silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Synopsys Announces Immediate Availability of Silicon-Proven DesignWare Data Converter IP in SMIC 65-nm LL Process Technology
- Synopsys Demonstrates Silicon Proof of DesignWare 112G Ethernet PHY IP in 5nm Process for High-Performance Computing SoCs
- Synopsys Announces Availability of DesignWare IP on Samsung 14LPP and 10LPP Process Technologies
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |