Evatronix upgrades its SDIO Host Controller with the full support for CPRM, MMC 4.2, and SDIO specification rev. 2.0.
Update: Cadence Completes Acquisition of Evatronix IP Business (Jun 13, 2013)
These and other advancements make the IP core a perfect solution for any memory card or SDIO application.
Gliwice & Bielsko-Biala, Poland -- November 3rd, 2008 - The Silicon Intellectual Property (IP) provider, Evatronix SA, announced today the upgraded SDIO-HOST – a full SDIO specification 2.0 compliant host controller. Moreover, a variety of spec-independent enhancements add up to the overall value and performance of the product, making it one of the most complete memory controllers available as a single IP core.
Support for Content Protection for Recordable Media (CPRM) mechanism is realized through the implementation of the Cryptomeria cipher (C2) algorithm for symmetric data encryption. Authentication Key Exchange (AKE) and Media Key Blocks (MKBs) processing are also done in hardware.
The new version of the SDIO-HOST is another extension to the Evatronix’ list of Open Core Protocol (OCP) enabled IP cores. With a set of wrappers for AMBA® AHB, APB, Avalon, Wishbone and others, the core can be easily reused in a totally different design environment within one multiuse license.
Support for MMC 4.2 guarantees the IP core’s compatibility with the newest MMC-Plus memory cards, and thus increases the maximum data transfer rates to 400 Mbit/s.
The Advanced DMA module resides inside the core next to the regular DMA engine for even more significant relief of the system CPU from tasks related to SDIO device control. Its descriptor based (scatter-gather) architecture provides non-contiguous data buffer alignment that allows various memory allocation options.
“This extensive upgrade to our SDIO solution shows our constant drive to supply our customers with products that are compatible with the newest standards,” said Tomasz Kowalczyk, the SDIO Product Manager at Evatronix. “The second generation of SDIO-HOST is packed with features that will both facilitate the IP core’s integration in any System-on-Chip and make it future-proof. With the latest extensions we are able to meet customers needs in almost every SDIO based application.”
Availability and customization options
The upgraded version of the SDIO-HOST IP core is available for licensing now. While a standard delivery includes every above described feature, Evatronix is ready to trim or extend the core’s functionality to meet customer’s requirements.An extensive testbench with an SD memory card HDL simulation model is provided for successful System-on-Chip integration.
About Evatronix
Evatronix SA, headquartered in Bielsko-Biala, Poland, founded in 1991 develops electronic virtual components (IP cores) along with complementary software and supporting development environments. The company also provides electronic design services. Product lines cover a multitude of solutions from interface controllers through microprocessors to integrated System-on-Chip development platforms.Evatronix IP cores are available directly or through the sales network of its strategic distribution partner CAST, Inc. (New Jersey, USA – www.cast-inc.com). To find out more about the product portfolio please visit the company’s web site at www.evatronix.pl or send an e-mail to ipcenter@evatronix.pl.
|
Related News
- Evatronix Introduces the World's Fastest SD/SDIO/MMC Host Controller
- Arasan Announces Support for Part A2 of the SDIO Version 2.0 Specification
- SDIO Host and Device Controller IP Cores with superfast I/O interlink and support for massive storage capacities is ready for immediate licencing
- PLDA Announces CXL 2.0 Support in their XpressLINK Family of CXL Controller IP
- Arasan Chip Systems Announces support of new JEDEC standard; eMMC 4.51
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |