GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
PowerLayer Microsystems Licenses Tensilica's 388VDO Video Engine
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, Calif. - November 4, 2008 - Tensilica, Inc. today announced that PowerLayer Microsystems (PLM), a fabless IC design company headquartered in Beijing, China, licensed the 388VDO video engine, a complete video subsystem that will be designed into integrated circuits for HDTV sets. The 388VDO will be used to decode content from the Internet.
“Many people want to enjoy their TV and Internet content on one device, and the 388VDO gives us the video quality we need for the display of Internet video and images,” stated Dr. Xu Dong, president and COO, PowerLayer Microsystems. “We were impressed because it was a total drop-in solution, both hardware and software.”
“By using separate decoders for HDTV and Internet images, PowerLayer Microsystems can save power and maximize performance,” stated Steve Roddy, Tensilica’s vice president of marketing. “The 388VDO video engine is ideal for the display of Internet images or any images coded at D1 or lower resolution.”
About Tensilica
Tensilica, Inc., is the recognized leader in customizable dataplane processors. Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio, video, imaging, and baseband signal processing) and embedded RISC processing functions (security, networking, and deeply embedded control). The automated design tools behind all of Tensilica’s application specific processor cores enable rapid customization to meet specific data-plane performance targets. Tensilica’s DSPs and processors power top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilica’s patented benchmark-proven DPUs visit www.tensilica.co
About PowerLayer Microsystems
PowerLayer Microsystems, Inc., with offices in Hong Kong, Beijing and Shenzhen, is a private fabless IC company specializing in the research, production, sales and support of video/audio chips for HDTV. It holds various key patents with regard to coding, modulation technology for HDTV and STB. The company has many years of experience in IC development. For more information about PLM3000 and other SOC products with superior video quality and IP content provisioning, please visit www.plmhinc.com.
|
Related News
- Montage Technology Licenses Allegro DVT's Latest Multi-Format Video Encoder IP for Next Generation Set-Top Box Chips
- Movidius licenses Allegro DVT's multi-format video encoder IP for its next generation low-power machine vision systems-on-chip (SoCs)
- Morpho's MovieSolid and Morpho Video WDR Now Available on Cadence Tensilica Imaging/Vision DSPs
- Toshiba licenses Barco Silex's JPEG 2000 cores for video equipment
- Dialog Semiconductor Licenses Cadence's Industry-Leading Tensilica Hifi Audio/Voice DSP IP
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |