English
Xilinx considers letting startups cobrand packaged FPGAs
Peter Clarke, eetimes.eu
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related News
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Bluespec, Inc. Joins the Xilinx Partner Program, Offering Drop-in Ready RISC-V Processors for Xilinx FPGAs
- Xilinx's New FPGAs Address Evolving Threats, Fake ICs
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
- SK Telecom Deploys Xilinx FPGAs for AI Acceleration, Achieves 5X Performance/16X Performance-per-watt over GPUs
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks