Altera's Stratix III Devices Featured in Industry's Largest Capacity ASIC Prototyping Board
The Dini Group's FPGA-Based Prototyping Board Offers More Than 50 Million ASIC Gates
SAN JOSE, Calif. -- Nov 10, 2008 -- Altera Corporation today announced The Dini Group selected the Stratix(R) III EP3SL340 FPGA, featuring 340K logic elements (LEs), in its DN7020K10, the industry's largest single-board FPGA-based prototyping engine. The DN7020K10 supports 20 EP3SL340 FPGAs in 1,760-pin packages providing 1,104 user I/Os per device and a capacity of more than 50 million equivalent ASIC gates. Customers designing custom ASICs, such as those used in wireless communications, networking and graphics-processing applications, can use this ultra-high-capacity prototyping board to verify their logic designs and run them at near real-time clock speeds.
"Altera's Stratix III FPGAs are the biggest and fastest FPGAs available today, and that's what our customers require," said Mike Dini, president of The Dini Group. "Our DN7020K10, featuring 20 EP3SL340 FPGAs, and our DN7006K10PCIe-8T, featuring six EP3SL340 FPGAs, provide high gate-count custom ASIC developers the fastest possible implementation with an unprecedented ASIC gate capacity."
Designers of large ASICs can now run their designs at speeds approaching final silicon. The DN7020K10 includes all the features required to make prototyping easy:
- Global clock networks that reach every FPGA
- Six DDR2 SODIMM memory sockets
- Wide range of daughtercards (ARM core tile, A/D-D/A, PCIe, etc.)
- USB and flash configuration
"Altera and The Dini Group work together closely to ensure their ASIC prototyping solutions deliver the optimal amount of performance and density," said David Greenfield, senior director of product marketing, high-end productsat Altera. "Our Stratix III FPGAs deliver unprecedented logic capacity and on-chip memory resources, making it an ideal solution for FPGA-based prototyping engines."
Altera's Stratix III family of high-end FPGAs delivers the industry's lowest power consumption, highest performance and highest density 65-nm device. The StratixIII EP3SL340 features 340K LEs, supports DDR3 memory with interface speeds in excess of 1067 Mbps, and features Altera's innovative Programmable Power Technology. The device's density combined with 17 Mbits of embedded memory and 575 18x18 multipliers give designers an unparalleled level of functionality.
Availability
The Stratix III FPGA-based boards are available now from The Dini Group. Customers interested in learning more about the DN7020K10 should visit www.dinigroup.com. Information about Altera's Stratix III FPGAs can be found at www.altera.com/pr/stratix3.
About Altera
Altera(R) programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Altera Hot IP
Related News
- S2C Delivers New Prodigy FPGA Prototyping Solutions with the Industry's Highest Capacity FPGA from Intel
- New DINI Two Chip Altera Stratix V Board for High-Speed, Low-Cost, ASIC Prototyping
- Altera's Stratix III FPGAs Enable Accverinos to Accelerate High-Performance ASIC Prototypes
- Altera Stratix Devices Enable Broadband Physics' SDM Technology, Unleashing Digital Capacity in Existing Cable Networks
- Altera's Largest Stratix Devices Now Available in Fastest Speed Grade
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |