eASIC and Video-Cores Deliver Low-Cost Video IP Solutions
New Intellectual Property (IP) blocks reduce cost and accelerate time to market for Nextreme NEW ASICs
Santa Clara, CA – November 11, 2008 – eASIC Corporation, a provider of zero-mask charge ASIC devices, and Video-Cores, a provider of high-performance media IP cores, today announced the immediately availability of proven video IP cores for eASIC’s low-cost Nextreme ASICs. The combination of eASIC’s technology and Video-Cores’ Core Values® video IP provides video system designers with a quick path to implementing custom functions such as video scalers, color-space converters and ITU 656 interfaces.
Video-Cores’ portfolio of video building blocks is widely used in a number of applications including professional broadcast, prosumer cameras, consumer electronics and industrial vision. The suite of cores certified on eASIC’s technology include three downscalers (two horizontal downscalers, 2:1/4:1 and 9:8, and a 2D 2:1/4:1 downscaler); two color space converters (YCbCr SD to RGB and YCbCr HD to RGB) and ITU 656-4 compliant, 10-bit encoder and decoder. These cores are now available to eASIC customers via eASIC’s eZ-IP Alliance Program.“In addition to a robust portfolio of IP cores, Video-Cores brings considerable expertise in the field of video processing and interfacing.” said Jasbinder Bhoot, Senior Director of Marketing at eASIC. “This enables our customers to focus their ever tightening resources on their real core competencies and create differential value while bringing their products to market faster, and at a reduced cost.”
“eASIC’s strategy to lower the cost of ASIC design and make it affordable to the masses is really exciting for us as it enables our customers to target many more high-volume video applications.” said Raul Lopez, General Manager, Video-Cores. “We are delighted to make our video building block cores available for eASIC’s Nextreme devices.”
Video-Cores’ video building blocks for eASIC’s devices include full source code, documentation, self-checking testbench and VCD dumps to allow you to start or complete your eASIC designs. For more information on the cores and implementation in eASIC technology visit: www.easic.com/ip
About eASIC
eASIC is a fabless semiconductor company offering breakthrough zero mask-charge ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing Via-layer customizable routing. This innovative fabric allows eASIC to offer ASICs with no mask-charges and no minimum order quantity,
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Advanced Equities Incorporated and Evergreen Partners. For more information on eASIC please visit www.eASIC.com
About Video-Cores
Video-Cores is the product division of PugMedia, Inc., a California Corporation, and offers its highly-customized Core Values® digital video and digital embedded audio Verilog 2001 IP cores as source code with permanent, company-wide licenses. Video-cores’ fixed ratio scalers have consistently beaten programmable scalers in size, speed, cost and power. Making source code available accelerates full-chip simulation and facilitates integration and deployment of complex video solutions.
Campbell, California is the home of Video-Cores. For more information please visit www.video-cores.com
|
Related News
- eASIC Announces eDiVeo Family of Low-Cost Single-Chip Audio and Video Codecs
- eASIC and IAR Systems Deliver e926 Development Kit for Designing Low-Cost, Customized ARM926EJTM Embedded Systems
- Xilinx Announces Real-Time Server Appliances for High-Quality, Low-Cost Live Video Streaming
- Ultra-High Definition Video Encoding Now Feasible in Low-Cost FPGAs or Low-End ASICs
- Chips&Media Introduces CODA7-L for Low-cost Smartphones
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |