Calypto Announces New SLEC Release for Comprehensive Verification of Wireless, Video, Image Processing System-on-Chip Designs
Latest Capabilities Support Fixed-Point Datatypes, System-Level Memory Interfaces
SANTA CLARA, Calif. -- Nov 11, 2008 -- Calypto(TM) Design Systems Inc., the sequential analysis technology leader, announced today the latest version of SLEC(TM) supports fixed-point datatypes and system-level memory interfaces commonly used in wireless, video and image processing system-on-chip (SoC) designs.
"SLEC is an essential verification solution for design teams developing leading electronic products," says Tom Sandoval, Calypto's chief executive officer. "Calypto has added new capabilities to comprehensively verify the latest high-level synthesis features."
SLEC is the cornerstone of advanced system-level design flows, including those using high-level synthesis (HLS) tools such as Mentor Graphics' Catapult(R) C and Forte Design Systems' Cynthesizer(TM). The latest release of SLEC supports ac_fixed and cynw_fixed dataypes that are commonly used in wireless designs to model digital signal processing algorithms such as Fast Fourier Transforms and Reed Solomon decoders. SLEC comprehensively verifies the register transfer level (RTL) implementation generated by HLS without running time consuming simulations.
Similarly, SLEC supports ac_windows and external memory interfaces which simplify system-level modeling of computations on large frames data typical in H.264 codec and edge detection designs.
Used by design teams around the world, SLEC proves the functional equivalence between designs with sequential differences. By verifying that two designs produce the same output for all possible inputs, over all time, the quality of verification that SLEC performs in minutes is equal to years of running simulation. Because SLEC does not require testbenches or assertions, engineers spend significantly less time developing verification environments and more time creating innovative SoC solutions.
Pricing and Availability
The latest release of SLEC is shipping now and runs on Linux.
About Calypto
Founded in 2002, Calypto Design Systems Inc. empowers designers to create high-quality, low-power electronic systems by providing best-in-class power optimization and functional verification software, based on its patented sequential analysis technology. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. More information can be found at: www.calypto.com.
|
Related News
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
- Ambarella A7 system-on-chip sets new benchmarks for high-resolution video and image quality in consumer HD cameras
- Calypto's Industry Expands Lead in ESL Verification with Latest SLEC Release
- Mentor Graphics and Calypto Design Systems Announce Customer-Proven Electronic System Level Synthesis and Verification Flow Featuring Catapult C Synthesis and SLEC Sequential Equivalence Checker
- Major New Release of Synfora PICO Express Cuts Time and Cost Of Producing Complex Consumer System-on-Chip Designs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |